

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS QUAD BILATERAL SWITCH,

BASED ON TYPE 4066B

ESCC Detail Specification No. 9408/005

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 49

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS QUAD BILATERAL SWITCH,

BASED ON TYPE 4066B

ESA/SCC Detail Specification No. 9408/005

ks (C

space components coordination group

		Approved by							
lssue/Rev.	Issue/Rev. Date Issue 3 July 2000 Revision 'A' May 2001	SCCG Chairman	ESA Director General or his Deputy						
Issue 3	July 2000	San mitt	Hoom						
Revision 'A'	May 2001	Sa (mitt	An						




PAGE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCR's:- Cover Page DCN Table 1(a) : Variants 08 and 09 added Figure 2(a) : Side elevation amended . Dimension 'C' amended Figure 2(c) : In the drawing, Pin No. 20 location corrected Figure 2(d) : Notes to Figures : Title amended Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles Para. 4.3.2 : SO package added to text Para. 4.5.2 : SO package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567
'Α'	May '01	P1. Cover page : Page count incremented by 1 P2. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(b) : No. 8, Maximum temperature amended P47. Para. 4.8.6 : Last sentence deleted, new text added P49. Appendix 'A' : Appendix added	221602 221602 221602 221602 221602 221602

	see	ESA/SCC Detail Specification No. 9408/005		PAGE 3 ISSUE 3
		TABLE OF CONTENTS		Dana
1.	GENERAL			Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11	Scope Component Type Varian Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input Protection Networ	rmation		5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUM			15
3.		3, ABBREVIATIONS, SYMBOLS AND L	INITS	15
4. 4.1	<u>REQUIREMENTS</u> General			15
$\begin{array}{r} 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.2.4\\ 4.2.5\\ 4.3\\ 4.3.1\\ 4.3.2\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.5.4\\ 4.6\\ 4.6.1\\ 4.6.2\\ 4.6.3\\ 4.7\\ 4.7.1\\ 4.7.2\\ 4.7.3\\ 4.8\\ 4.8.1\\ 4.8.2\\ 4.8.3\\ 4.8.4\end{array}$	Circuits for Electrical Me Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. Electrical Circuits for H.T Environmental and Ende Electrical Measurements Electrical Measurements Electrical Measurements Electrical Measurements Electrical Measurements	In-process Controls roduction Tests Tests ation Tests exptance Tests its umber at Room Temperature at High and Low Temperatures asurements asurements and Burn-in T.R.B. and Burn-in urance Tests on Completion of Environmental Tests at Intermediate Points during Endurance on Completion of Endurance Tests Life Test	Tests	15 15 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16
4.8.5 4.8.6	Electrical Circuits for Op Conditions for High Tem	erating Life Tests		47 47 47



Page TABLES

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	43
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	43
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	44
5(c)	Conditions for Burn-in Dynamic	44
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	48

FIGURES

1	Not applicable	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment	12
3(b)	Truth Table	13
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
3(e)	Input Protection Network	14
4`́	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	45
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	45
5(c)	Electrical Circuit for Burn-in Dynamic	46
APPE	NDICES (Applicable to specific Manufacturers only)	
7 4 7	Agreed Deviations for CTMinus leastering (E)	40

'A' Agreed Deviations for STMicroelectronics (F)

49



1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Quad Bilateral Switch, having fully buffered outputs, based on Type 4066B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	Т _{ор}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES


1. Device is functional from +3V to +15V with reference to V_{SS}.

- V_{DD} + 0.5V should not exceed + 18V.
 The maximum output current of any single output.
 The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin




SYMBOL	MILLIM		
	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIN			
OTMOOL	MIN	MAX	NOTES	
A	2.10	2.54		
a ₁	3.0	3.7		
a ₂	0.63	1.14	2	
В	1.82	2.23	-	
b	0.40	0.50	3	
b ₁	0.20	0.30	3	
D	18.79	19.20	-	
E	7.36	7.87		
е	2.29	2.79	4	
e ₁	15.11	15.37	-	
e ₂	7.62	8.12		
F	7.11	7.75		
1	-	3.70		
K	10.90	12.10		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL


DIMENSIONS	MILLIM	NOTEO	
	MIN	MAX	NOTES
A A1 B C C1 D D1 d, d1 d2 E	1.14 1.63 0.55 1.06 1.91 8.67 7.21 1.27 7.62	1.95 2.36 0.72 1.47 2.41 9.09 7.52 TYPICAL TYPICAL	3 3 4
E1 e, e1 e2 f, g h, h1 j, j1	8.67 7.21 1.27 7.62 - 1.01 0.51	9.09 7.52 TYPICAL TYPICAL 0.76 TYPICAL TYPICAL	4 6

NOTES: See Page 11.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN





SYMBOL	MILLIM	NOTES	
STINBUL	MIN.	MAX.	NOTES
А	6.75		
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TY	PICAL	
Ļ	10	10.65	
М	0.33	0.43	
N	4.31 TY	'PICAL	

NOTES: See Page 11.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



FIGURE 3(a) - PIN ASSIGNMENT






FIGURE 3(a) - PIN ASSIGNMENT (CONTINUED)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	4	5	6	7	9	10,	12	14	15	16	17	19	20

FIGURE 3(b) - TRUTH TABLE

INPUTS	OUTPUTS
CONTROLS A-B-C-D	SIGNAL A-B-C-D
HIGH ON CONTROL	SIGNAL OUTPUT (ON CONDITION)
LOW ON CONTROL	SIGNAL OUTPUT (OFF CONDITION)

NOTES 1. "ON" Condition = Low Impedance, "OFF" Condition = High Impedance.

FIGURE 3(c) - CIRCUIT SCHEMATIC







FIGURE 3(d) - FUNCTIONAL DIAGRAM





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V_{IC} = input Clamp Voltage.
- P_{DSO} = Single Output Power Dissipation.
- CKT = Circuit.
- IOFF = Channel Off Leakage Current.
- R_{ON} = Channel On Resistance.
- CINC = Channel Input Capacitance.
- C_{OC} = Channel Output Capacitance.

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	9 <u>40800501</u> B
Detail Specification Number	
Type Variant, as applicable	· · · · · · · · · · · · · · · · · · ·
Testing Level (B or C, as appropriate)]

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STINBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} =3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	100	nA
6 to 9	Input Current Low Level	Ι <u>η_</u>	3009	4(c)		-	-50	nA
10 to 13	Input Current High Level	ŀн	3010	4(d)	$\begin{array}{l} V_{\rm IN} \; (\text{Under Test}) \; = \; 15 \text{Vdc} \\ V_{\rm IN} \; (\text{Other Inputs}) \\ = \; 0 \text{Vdc} \\ V_{\rm DD} \; = \; 15 \text{Vdc}, \; V_{\rm SS} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 5-6-12-13}) \\ (\text{Pins C 7-9-17-19}) \end{array}$	-	50	nA
14 to 21	Channel Off Leakage Current (Any Channel)	ÎOFF	-	4(e)	Channel (Under Test): Control Input $V_{IN} = 0Vdc$ Input Voltage $V_{IN} = 15Vdc$ Output Voltage = 0Vdc Other Channels: Control Input $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-3-4-8-9-10- 11) (Pins C 2-4-5-6-12-14-15- 16)	-	-100	nA



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
22 to 53	Channel On Resistance	R _{ON1}	-	4(f)	$\begin{array}{ll} V_{IL} = 0Vdc, \ V_{IH} = 5Vdc\\ I_{IN} = 100\mu Adc, \ R_L = 10k\Omega\\ Channel Input Conditions:\\ Test Table of Figure\\ 4(f)(i).\\ V_{DD} = 5Vdc, \ V_{SS} = 0Vdc\\ Note 4\\ \hline Pins \ D/F & Pins \ C\\ 1 \ to \ 2 & 2to \ 4\\ 2 \ to \ 1 & 4 \ to \ 2\\ 3 \ to \ 4 & 5 \ to \ 6\\ 4 \ to \ 3 & 6 \ to \ 5\\ 8 \ to \ 9 & 12 \ to \ 14\\ 9 \ to \ 8 & 14 \ to \ 12\\ 10 \ to \ 11 & 15 \ to \ 16\\ 11 \ to \ 10 & 16 \ to \ 15\\ \end{array}$	-	1050	Ω
54 to 77	Channel On Resistance	R _{ON2}	-	4(f)	$\begin{split} V_{IL} &= 0 V dc, \ V_{IH} &= 15 V dc \\ I_{IN} &= 100 \mu A dc, \ R_L &= 10 k \Omega \\ Channel Input Conditions: \\ Test Table of Figure \\ 4(f)(i). \\ V_{DD} &= 15 V dc, \ V_{SS} &= 0 V dc \\ Note 4 \\ \underline{Pins D/F} \underline{Pins C} \\ 1 \ to 2 2 \ to 4 \\ 2 \ to 1 4 \ to 2 \\ 3 \ to 4 5 \ to 6 \\ 4 \ to 3 6 \ to 5 \\ 8 \ to 9 12 \ to 14 \\ 9 \ to 8 14 \ to 12 \\ 10 \ to 11 15 \ to 16 \\ 11 \ to 10 16 \ to 15 \end{split}$	-	240	Ω
78 to 81	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(g)	Channel (Under Test): Control Input: $V_{IN} = 1.5Vdc$ Input Voltage: $V_{IN} = 5Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	0.1	V





ESA/SCC Detail Specification

No. 9408/005

ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
110.		STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
82 to 85	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(g)	Channel (Under Test): Control Input: $V_{IN} = 4Vdc$ Input Voltage: $V_{IN} = 15Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	0.1	V
86 to 89	Input Voltage High Level (Noise Immunity)	V _{IH1}	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 3.5Vdc$ Input Voltage: $V_{IN} = 5Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	4.0	-	V
90 to 93	Input Voltage High Level (Noise Immunity)	VIH2	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 11Vdc$ Input Voltage: $V_{IN} = 15Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	12.5	-	v



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		UTMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
94	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Control A Input at Ground. All Other inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
95	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Control A Input at Ground. All Other inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.0	V
96 to 99	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100µA V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	-2.0	V
100 to 103	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(I)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω ; (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	3.0	-	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
104 to 107	Input Capacitance (Control)	C _{IN}	3012	4(m)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc} \cdot \text{V}_{DD} = \text{V}_{SS} = 0 \text{Vdc} \text{Note 5} \text{(Pins D/F 5-6-12-13)} \text{(Pins C 7-9-17-19)}$	-	7.5	pF
108 to 111	Channel Capacitance (Input)	C _{INC}	3012	4(n)	V _{DD} = V _{SS} = 0Vdc Note 5 (Pins D/F 1-4-8-11) (Pins C 2-6-12-16)	-	15	pF
112 to 115	Channel Capacitance (Output)	C _{OC}	3012	4(0)	V _{DD} = V _{SS} = 0Vdc Note 5 (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	-	15	pF
116	Propagation Delay Signal IN to Signal OUT (Channel turned ON)	^t PLH1	3003	4(p)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} = \mbox{Pulse} \\ \mbox{Generator} \\ V_{DD} = \mbox{ 5Vdc}, V_{SS} = \mbox{ 0Vdc} \\ \mbox{Note 6} \\ \hline \mbox{Pins D/F} & \mbox{Pins C} \\ \hline \mbox{1 to 2} & \mbox{ 2 to 4} \end{array}$	-	40	ns
117	Propagation Delay Signal IN to Signal OUT (Channel turned ON)	t _{PHL}	3003	4(ρ)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; Pulse \\ \text{Generator} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} = \; 0 \text{Vdc} \\ \text{Note 6} \\ \underline{Pins \; D/F} \underline{Pins \; C} \\ 1 \; \text{to 2} 2 \; \text{to 4} \end{array}$	-	40	ns
118	Propagation Delay Time Control to Switch On	^t ₽LH2	3003	4(q)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} = \; 0 \text{Vdc} \\ \text{Note 6} \\ \underline{\text{Pins D/F}} \underline{\text{Pins C}} \\ 13 \; \text{to 2} 19 \; \text{to 4} \end{array}$	-	70	ne



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 V dc$ $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4 For characterisation during qualification, the incremental method or the method shown in Figure 4(f)(ii), which incorporates a plotter, shall apply. For procurement, the Orderer may accept that the devices are tested go-no-go to the maximum limits of Table 2. In the case that go-no-go testing is performed, it is necessary that at least one discrete value shall be measured and recorded in order that drift values may be applied. Figure 4(f)(iii) shall be used for the discrete value measurement.
- 5. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis LTPD 7, or less (see Annexe I of ESA/SCC 9000).



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	IDD	3005	4(b)	$\label{eq:VIL} \begin{array}{ll} V_{IL} = 0Vdc, \ V_{IH} = 15Vdc \\ V_{DD} = 15Vdc, \ V_{SS} = 0Vdc \\ Note \ 3 \\ (Pin \ D/F 14) \\ (Pin \ C \ 20) \end{array}$	-	1.0	μА
6 to 9	Input Current Low Level	Ι _{ΙĽ}	3009	4(c)		-	-100	nA
10 to 13	Input Current High Level	'nн	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)}$ = 0 Vdc $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	100	nA
14 to 21	Channel Off Leakage Current (Any Channel)	loff	-	4(e)	Channel (Under Test): Control Input $V_{IN} = 0Vdc$ Input Voltage $V_{IN} = 15Vdc$ Output Voltage $= 0Vdc$ Other Channels: Control Input $V_{IN} = 0Vdc$ Input/Output $= Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-3-4-8-9-10- 11) (Pins C 2-4-5-6-12-14-15- 16)	-	-1.0	μA



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
22 to 53	Channel On Resistance	R _{ON1}	-	4(f)	$\begin{array}{ll} V_{IL}=0Vdc, \ V_{IH}=5Vdc\\ I_{IN}=100\mu Adc, \ R_L=10k\Omega\\ Channel Input Conditions:\\ Test Table of Figure\\ 4(f)(i).\\ V_{DD}=5Vdc, \ V_{SS}=0Vdc\\ Note \ 4\\ \hline \frac{Pins \ D/F}{1 \ to \ 2} \frac{Pins \ C}{2 \ to \ 4}\\ 2 \ to \ 1 4 \ to \ 2\\ 3 \ to \ 4 5 \ to \ 6\\ 4 \ to \ 3 6 \ to \ 5\\ 8 \ to \ 9 12 \ to \ 14\\ 9 \ to \ 8 14 \ to \ 12\\ 10 \ to \ 11 15 \ to \ 16\\ 11 \ to \ 10 16 \ to \ 15\\ \end{array}$	-	1300	Ω
54 to 77	Channel On Resistance	R _{ON2}	-	4(f)	$\begin{array}{l} V_{IL} = 0Vdc, \ V_{IH} = 15Vdc \\ I_{IN} = 100\mu Adc, \ R_L = 10k\Omega \\ Channel Input Conditions: \\ Test Table of Figure \\ 4(f)(i). \\ V_{DD} = 15Vdc, \ V_{SS} = 0Vdc \\ Note 4 \\ \underline{Pins \ D/F} \qquad \underline{Pins \ C} \\ 1 \ to \ 2 \qquad 2 \ to \ 4 \\ 2 \ to \ 1 \qquad 4 \ to \ 2 \\ 3 \ to \ 4 \qquad 5 \ to \ 6 \\ 4 \ to \ 3 \qquad 6 \ to \ 5 \\ 8 \ to \ 9 \qquad 12 \ to \ 14 \\ 9 \ to \ 8 \qquad 14 \ to \ 12 \\ 10 \ to \ 11 \qquad 15 \ to \ 16 \\ 11 \ to \ 10 \qquad 16 \ to \ 15 \end{array}$	-	320	Ω
78 to 81	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(g)	Channel (Under Test): Control Input: $V_{IN} = 1.5Vdc$ Input Voltage: $V_{IN} = 5Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 5Vdc$, $V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	1.0	V

NOTES: See Page 23.



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STWBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
82 to 85	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(g)	Channel (Under Test): Control Input: V _{IN} = 4Vdc Input Voltage: V _{IN} = 15Vdc $R_L = 1M\Omega$ Other Channels: Control Input: V _{IN} = 0Vdc Input/Output = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	1.0	V
86 to 89	Input Voltage High Level (Noise Immunity)	VIH1	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 3.5$ Vdc Input Voltage: $V_{IN} = 5$ Vdc $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0$ Vdc Input/Output = Open $V_{DD} = 5$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	4.0	-	V
90 to 93	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 11Vdc$ Input Voltage: $V_{IN} = 15Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	12.5	-	V



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	CHARACTERISTICS		TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN MAX	MAX	UNIT
94	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Control A Input at Ground. All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
95	Threshold Voltage P-Channel	VTHP	-	4(j)	Control A Input at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 28

ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

			TEST		TEST CONDITIONS	LIMI	тs	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	test Fig.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 3Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 5	Quiescent Current	ססי	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	100	nA
6 to 9	Input Current Low Level	ι	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)}$ = 15 Vdc $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	-50	nA
10 to 13	Input Current High Level	lικ	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Other Inputs)}$ = 0 Vdc $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	50	nA
14 to 21	Channel Off Leakage Current (Any Channel)	loff	-	4(e)	Channel (Under Test): Control Input $V_{IN} = 0$ Vdc Input Voltage $V_{IN} = 15$ Vdc Output Voltage $= 0$ Vdc Other Channels: Control Input $V_{IN} = 0$ Vdc Input/Output $= 0$ pen $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc (Pins D/F 1-2-3-4-8-9-10- 11) (Pins C 2-4-5-6-12-14-15- 16)		-100	nA



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
NO.			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
22 to 53	Channel On Resistance	R _{ON1}	-	4(f)	$\begin{array}{l} V_{IL} = 0Vdc, \ V_{IH} = 5Vdc \\ I_{IN} = 100_{\mu}Adc, \ R_L = 10k\Omega \\ Channel Input Conditions: \\ Test Table of Figure \\ 4(f)(i). \\ V_{DD} = 5Vdc, \ V_{SS} = 0Vdc \\ Note 4 \\ \underline{Pins D/F} \underline{Pins C} \\ 1 \ to \ 2 2to \ 4 \\ 2 \ to \ 1 4 \ to \ 2 \\ 3 \ to \ 4 5 \ to \ 6 \\ 4 \ to \ 3 6 \ to \ 5 \\ 8 \ to \ 9 12 \ to \ 14 \\ 9 \ to \ 8 14 \ to \ 12 \\ 10 \ to \ 11 15 \ to \ 16 \\ 11 \ to \ 10 16 \ to \ 15 \\ \end{array}$	-	800	Ω
54 to 77	Channel On Resistance	R _{ON2}	-	4(f)	$\begin{array}{l} V_{IL} = 0 V dc, \ V_{IH} = 15 V dc \\ I_{IN} = 100 \mu A dc, \ R_L = 10 k \Omega \\ Channel Input Conditions: \\ Test Table of Figure \\ 4(f)(i). \\ V_{DD} = 15 V dc, \ V_{SS} = 0 V dc \\ Note 4 \\ \underline{Pins \ D/F} \qquad \underline{Pins \ C} \\ 1 \ to \ 2 \qquad 2 \ to \ 4 \\ 2 \ to \ 1 \qquad 4 \ to \ 2 \\ 3 \ to \ 4 \qquad 5 \ to \ 6 \\ 4 \ to \ 3 \qquad 6 \ to \ 5 \\ 8 \ to \ 9 \qquad 12 \ to \ 14 \\ 9 \ to \ 8 \qquad 14 \ to \ 12 \\ 10 \ to \ 11 \qquad 15 \ to \ 16 \\ 11 \ to \ 10 \qquad 16 \ to \ 15 \end{array}$	-	200	Ω
78 to 81	Input Voltage Low Level (Noise Immunity)	V _{IL1}	-	4(g)	Channel (Under Test): Control Input: $V_{IN} = 1.5Vdc$ Input Voltage: $V_{IN} = 5Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	0.1	v



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
82 to 85	Input Voltage Low Level (Noise Immunity)	V _{IL2}	-	4(g)	Channel (Under Test): Control Input: $V_{IN} = 4Vdc$ Input Voltage: $V_{IN} = 15Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	-	0.1	V
86 to 89	Input Voltage High Level (Noise Immunity)	VIH1	-	4(h)	Channel (Under Test): Control Input: $V_{IN} = 3.5Vdc$ Input Voltage: $V_{IN} = 5Vdc$ $R_L = 1M\Omega$ Other Channels: Control Input: $V_{IN} = 0Vdc$ Input/Output = Open $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	4.0	-	V
90 to 93	Input Voltage High Level (Noise Immunity)	V _{IH2}	-	4(h)	Channel (Under Test): Control Input: V _{IN} = 11Vdc Input Voltage: V _{IN} = 15Vdc $R_L = 1M\Omega$ Other Channels: Control Input: V _{IN} = 0Vdc Input/Output = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	12.5	-	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	CHARACTERIS 1103	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
94	Threshold Voltage N-Channel	Vthn	-	4(i)	Control A Input at Ground. All Other Inputs: V_{IN} = 5Vdc V_{DD} = 5Vdc, I_{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
95	Threshold Voltage P-Channel	Vthp	-	4(j)	Control A Input at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.5	V



ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

PATTERN	PIN NUMBERS											D.C. SUPPLY		
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	1	1	1	0	0	0	0	1	1	0	0	1	0	V _{DD}
2	0	1	1	1	1	0	0	1	1	0	0	0		
3	0	1	1	0	0	1	1	1	1	0	0	0		
4	0	1	1	0	0	0	0	1	1	1	1	0		¥

FIGURE 4(a) - FUNCTIONAL TEST TABLE

NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 3. Test Set Up:
 - Switch Outputs connected to V_{DD} supply.
 - Switch Inputs connected individually through $33k\Omega$ to V_{SS} and to the Digital Comparator.

				D.C. SUPPLY										
PATTERN NO.							OUT	PUT	S/INF	PUTS				
	5	6	12	13	1	2	3	4	8	9	10	11	7	14
1	0	0	0	0	0	1	1	0	0	1	1	0	V _{SS}	V _{DD}
2	1	1	1	1	1	1	1	1	1	1	1	1	1	
3	1		1	1	0	0	0	0	0	0	0	0	¥	¥

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

NOTES

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES



NOTES 1. Each input to be tested separately.

FIGURE 4(e) - CHANNEL OFF LEAKAGE CURRENT







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


TEAT					ł	INPUT CONDITIONS (PIN NUMBERS)									
TEST NO.	С	ONT	ROL	S		CHANNELS									
	5	6	12	13	1	2	3	4	8	9	10	11	1,2&3		
1	0	0	0	1	VIS	0			•						
2	0	0	0	1	0	Vis									
3	1	0	0	0			VIS	0							
4	1	0	0	0			0	V _{IS}							
5	0	1	0	0					VIS	Ο					
6	0	1	0	0	i				0	VIS	i	2			
7	0	0	1	0							VIS	0			
8	0	0	1	0							0	V _{IS}	¥		

FIGURE 4(f)(i) - TEST TABLE FOR CHANNEL ON RESISTANCE

NOTES

- 1. Logic Level: $0 = V_{SS}$, $1 = V_{DD}$. 2. (a) R_{ON1} test is performed with $V_{IS} = 0.5$ Vdc and repeated with V_{IS} values of 1.0, 4.0, and 5.0Vdc.
- (b) R_{ON2} test is performed with V_{IS} = 2.5Vdc and repeated with V_{IS} values of 8.1 and 12.5Vdc.
- 3. No logic level indicates input open.





 $10k\Omega$ CONTROL INPUT $R_{ON} = \frac{V}{l_{IN}}$ Vss



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - INPUT VOLTAGE LOW LEVEL




FIGURE 4(h) - INPUT VOLTAGE HIGH LEVEL






FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL




FIGURE 4(i) - THRESHOLD VOLTAGE P-CHANNEL








FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



NOTES

1. Each input to be tested separately.

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




NOTES

1. Each input to be tested separately.




FIGURE 4(m) - INPUT CAPACITANCE, CONTROL INPUTS



NOTES

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz




NOTES

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(0) - CHANNEL OUTPUT CAPACITANCE




NOTES

- 1. Each output to be tested separately.
- 2 f = 100kHz to 1MHz.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY SIGNAL IN TO SIGNAL OUT









FIGURE 4(g) - PROPAGATION DELAY, CONTROL TO SWITCH ON



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \leq 15$ ns, f = 500kHz.



TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±50	nA
Note (1)	Channel on Resistance	R _{ON1}	As per Table 2	As per Table 2	± 50	Ω
Note (2)	Channel on Resistance	R _{ON2}	As per Table 2	As per Table 2	± 15	Ω
94	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
95	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	ν

NOTES

1. Test Numbers: 22, 26, 30, 34, 38, 42, 46, 50.

2. Test Numbers: 54, 58, 62, 66, 70, 74.

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-6-8-12) (Pins C 2-9-12-17)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 4-5-11-13) (Pins C 6-7-16-19)	V _{IN}	V _{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	SYMBOL CONDITION	
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-6-8-12) (Pins C 2-9-12-17)	V _{IN}	V _{DD}	Vdc
4	Inputs - (Pins D/F 4-5-11-13) (Pins C 6-7-16-19)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-3-9-10) (Pins C 4-5-14-15)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 5-6-12-13) (Pins C 7-9-17-19)	V _{IN}	V _{GEN}	Vac
4	Inputs - (Pins D/F 1-4-8-11) (Pins C 2-6-12-16)	V _{IN}	V _{GEN/2}	Vac
5	Pulse Generator	V _{GEN}	0 to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	50K≤f<1M 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc


TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NOTES 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.

. .




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS









NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC SPECIFICATION</u> NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS DURING AND ON COMPLETION OF ENDURANCE TESTING

			SPEC. AND/OR	TEST	CHANGE			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 5	Quiescent Current	IDD	As per Table 2	As per Table 2	± 50	-	-	nA
6 to 9	Input Current Low Level) _{IL}	As per Table 2	As per Table 2	-	-	-50	nA
10 to 13	Input Current High Level	կн	As per Table 2	As per Table 2	-	-	50	nA
14 to 21	Channel Off Leakage Current (Any Channel)	IOFF	As per Table 2	As per Table 2	-	-	-100	nA
22 to 53	Channel ON Resistance	R _{ON1}	As per Table 2	As per Table 2	±50	-	-	Ω
54 to 77	Channel ON Resistance	R _{ON2}	As per Table 2	As per Table 2	± 15	-	-	Ω
78 to 81	Input Voltage Low Level (Noise Immunity)	V _{IL1}	As per Table 2	As per Table 2	-	-	0.1	V
86 to 89	Input Voltage High Level (Noise Immunity)	V _{IH1}	As per Table 2	As per Table 2	-	4.0	-	V
94	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
95	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	V



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4 Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be	
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.