

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 8-CHANNEL MULTIPLEXER,

WITH 3-STATE OUTPUTS,

BASED ON TYPE 4512B

ESCC Detail Specification No. 9408/006

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 51

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 8-CHANNEL MULTIPLEXER,

WITH 3-STATE OUTPUTS,

BASED ON TYPE 4512B

ESA/SCC Detail Specification No. 9408/006



space components coordination group


		Approved by		
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 3	June 2001	71.200	Arm	



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.

				PAGE	3
		ESA/SCC Detail Specification		ISSUE	3
		No. 9408/006		ICCOL	0
		TABLE OF CONTENTS		E	age
1.	GENERAL			_	5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	ormation			5
1.5	Physical Dimensions				5
1.6	Pin Assignment	*			5
1.7	Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
1.10	Handling Precautions				5
1.11	Input Protection Netwo	'nk			5
2.	APPLICABLE DOCUM	IENTS			17
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND U	NITS		17
4.	REQUIREMENTS				17
4.1	General				17
4.1	Deviations from Generi	c Specification			17
4.2.1	Deviations from Specia				17
4.2.1	Deviations from Final P				17
4.2.3	Deviations from Burn-ir				17
4.2.4	Deviations from Qualific				18
4.2.5	Deviations from Lot Ac				18
4.3	Mechanical Requireme				18
4.3.1	Dimension Check				18
4.3.2	Weight				18
4.4	Materials and Finishes				18
4.4.1	Case				18
4.4.2	Lead Material and Finis	h			18
4.5	Marking				18
4.5.1	General				18
4.5.2	Lead Identification				18
4.5.3	The SCC Component I				19
4.5.4	Traceability Information				19
4.6	Electrical Measuremen				19 10
4.6.1 4.6.2		ts at Room Temperature ts at High and Low Temperatures			19 19
4.6.2	Circuits for Electrical N				19
4.7	Burn-in Tests	leasurements			19
4.7.1	Parameter Drift Values				19
4.7.2	Conditions for H.T.R.B				19
4.7.3	Electrical Circuits for H			~	19
4.8	Environmental and En				48
4.8.1		ts on Completion of Environmental Tests			48
4.8.2		ts at Intermediate Points during Enduranc	e Tests		48
4.8.3		ts on Completion of Endurance Tests			48
4.8.4	Conditions for Operatir	•			[~] 48
4.8.5	Electrical Circuits for C	Dperating Life Tests			48
4.8.6	Conditions for High Te	mperature Storage Test			48



TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2`́	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	27
3(b)	Electrical Measurements at Low Temperature	31
4	Parameter Drift Values	43
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	44
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	44
5(c)	Conditions for Burn-in Dynamic	45
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	49

FIGURES

1	Not applicable	-
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	35
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	46
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	46
5(c)	Electrical Circuit for Burn-in Dynamic	47
	DICES (Applicable to specific Manufacturers only)	

'A' Agreed Deviations for STMicroelectronics (F)



1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic CMOS 8-Channel Multiplexer with 3-State Outputs, based on Type 4512B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).
- 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	v	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	Note 3
4	D.C. Output Current	± I _O	10	mA	Note 4
5	Device Dissipation	PD	200	mW	Per Package
6	Output Dissipation	P _{DSO}	100	mW	Note 5
7	Operating Temperature Range	Т _{ор}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 6 Note 7

NOTES

- 1. Device is functional from +3V to +15V with reference to V_{SS} .
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. Any one input.
- 4. The maximum output current of any single output.
- 5. The maximum power dissipation of any single output.
- 6. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 7. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





FIGURE 2 - PHYSICAL DIMENSIONS




SYMBOL	MILLIMETRES		NOTES
STMBUL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TYPICAL		4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTES	
STINDUL	MIN	MAX	NOTES
A	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
0 ₂	7.62	8.12	
F	7.11	7.62	
	-	3.70	
к	10.90	12.10	
e	1.27		






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL					
Pin 1 Identificati				d2	
				A1	
Identification chamfered angle for positioning		E1			
DIMENSIO	IS	MILLIMI	ETRES MAX	NOTES	
A A1 B C C 1 D D1	1. 1. 0. 1. 1.	14 63 55 06 91 67	1.95 2.36 0.72 1.47 2.41 9.09	3 3	
D1 d, d1 d2 E E1	7.	.21 1.27 7.62 .67	7.52 TYPICAL TYPICAL 9.09 7.52	4	
E1 e, e1 e2 f, g h, h1	7.	.21 1.27 7.62 -	TYPICAL TYPICAL 0.76	4	
h, h1 j, j1		1.01 0.51	TYPICAL TYPICAL	6 5	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIM	NOTES	
STIVIDUL	MIN	MAX	NOTES
A	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
к	10.90	12.10	
e	1.14	1.50	8



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		




FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16-pin packages : 14 spaces.

20-terminal packages : 12 spaces.

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.





FLAT PACKAGE,	SO AND	DUAL-IN-LINE	TO CHIP	CARRIER PIN	ASSIGNMENT
				Oracicitie	7 COORTAINE AT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20



FIGURE 3(b) - TRUTH TABLE

INPUTS											OUTPUT		
DISABLE	INHIBIT	С	В	Α	D0	D1	D2	D3	D4	D5	D6	D7	001901
L	Н	х	х	Х	х	Χ,	Х	х	Х	Х	Х	Х	L
L	L	L	L	L	L	Х	Х	Х	Х	Х	Х	х	L
L	L	L	L	L	н	Х	Х	Х	Х	Х	Х	Х	н
L	L	L	L	н	х	L	Х	Х	Х	х	х	x	L
L	L	L	L	н	x	Н	Х	Х	Х	х	х	x	н
L	L	L	н	L	x	х	L	х	х	х	х	х	L
L	L	L	Н	L	x	х	Н	X	х	х	х	х	н
L	L	L	н	н	x	х	х	L	х	х	Х	х	L
L	L	L	н	н	x	Х	Х	н	х	х	Х	х	н
L	L	н	L	L	x	Х	Х	Х	L	Х	Х	Х	L
L	L	н	L	L	x	х	х	х	Н	х	х	Х	н
L	L	Н	L	н	X	х	х	х	х	L	х	х	L
L	L	н	L	н	x	Х	Х	Х	Х	Н	Х	Х	н
L	L	н	н	L	X	Х	Х	х	Х	х	Ł	Х	L
L	L	н	н	L	x	х	х	х	х	х	Н	х	н
L	L	н	н	н	x	х	х	х	х	х	х	L	L
L	L	н	н	н	x	х	х	х	х	х	х	н	н
н	х	х	x	x	х	x	х	х	х	Х	X	X	z

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Don't Care



ISSUE 3

FIGURE 3(c) CIRCUIT SCHEMATIC






FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V_{IC} = Input Clamp Voltage
- P_{DSO} = Single Output Power Dissipation
- CKT = Circuit
- IOZ = Output Leakage Current Third State
- t_{PHZ} = Propagation Delay, High Output to High Impedance
- t_{PZH} = Propagation Delay, High Impedance to High Output
- t_{PLZ} = Propagation Delay, Low Output to High Impedance

t_{PZL} = Propagation Delay, High Impedance to Low Output

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.



- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package. in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



ISSUE 3

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		<u>940800601</u> B
Detail Specification Number		
Type Variant, as applicable	, 	

Testing Level (B or C, as appropriate) -

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5) \circ C$ and $-55 (+5.0) \circ C$ respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	_	1.0	μА
5 to 17	Input Current Low Level	ΙL	3009	4(c)	$\begin{array}{l} V_{IN} \; (Under \; Test) \; = \; 0 \; Vdc \\ V_{IN} \; (Remaining \; Inputs) \\ = \; 15 \; Vdc \\ V_{DD} \; = \; 15 \; Vdc, \; V_{SS} \; = \; 0 \; Vdc \\ (Pins \; D/F \; 1-2-3-4-5-6-7-9- \\ 10-11-12-13-15) \\ (Pins \; C \; 1-2-4-5-6-7-9-11- \\ 12-14-15-16-19) \end{array}$	-	-50	nA
18 to 30	Input Current High Level	lιΗ	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (Remaining Inputs)} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 1-2-3-4-5-6-7-9-10-11-12-13-15})$ $(\text{Pins C 1-2-4-5-6-7-9-11-12-14-15-16-19})$	-	50	nA
31	Output Voltage Low Level	V _{OL}	3007	4(e)	$V_{IN} \text{ (Select Controls)} = 0 \text{Vdc}$ $V_{IN} \text{ (Channel D0)} = 0 \text{Vdc}$ $V_{IN} \text{ (All Other Channels)} = 15 \text{Vdc}$ $V_{IN} \text{ (Inhibit and Disable)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 14) (Pin C 17)	-	0.05	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
32	Output Voltage High Level	Vон	3006	4(f)	$V_{IN} \text{ (Select Controls)} = 15 \text{Vdc}$ $V_{IN} \text{ (Channel D7)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Channels)} = 0 \text{Vdc}$ $V_{IN} \text{ (Inhibit and Disable)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 14) (Pin C 17)	14.95	1	V
33	Output Drive Current N-Channel	I _{OL1}	-	4(g)	$V_{IN} \text{ (Select Controls)} = 5 \text{Vdc}$ $V_{IN} \text{ (All Channels)} = 5 \text{Vdc}$ $V_{IN} \text{ (Inhibit)} = 5 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	0.51	-	mA
34	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} \text{ (Select Controls)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Channels)} = 15 \text{Vdc}$ $V_{IN} \text{ (Inhibit)} = 15 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	3.4	-	mA
35	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$\begin{array}{l} V_{IN} \mbox{ (Select Controls)} \\ = 0 Vdc \\ V_{IN} \mbox{ (Channel D0)} = 5 Vdc \\ V_{IN} \mbox{ (All Other Channels)} \\ = 0 Vdc \\ V_{IN} \mbox{ (Inhibit and Disable)} \\ = 0 Vdc \\ V_{OUT} \mbox{ (Inhibit and Disable)} \\ = 0 Vdc \\ V_{OUT} \mbox{ = } 4.6 Vdc \\ V_{DD} \mbox{ = } 5 Vdc, \ V_{SS} \mbox{ = } 0 Vdc \\ Note 4 \\ \mbox{ (Pin D/F 14)} \\ \mbox{ (Pin C 17)} \end{array}$	-0.51	-	mA



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
36	Output Drive Current P-Channel	IOH2	-	4(h)	$V_{IN} \text{ (Select Controls)} = 0 \text{Vdc}$ $V_{IN} \text{ (Channel D0)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Channels)} = 0 \text{Vdc}$ $V_{IN} \text{ (Inhibit and Disable)} = 0 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	-3.4		mA
37	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	$V_{IN}(All Inputs) = 15Vdc$ $V_{OUT} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pin D/F 14) (Pin C 17)	-	0.4	μА
38	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	$V_{IN}(All Inputs) = 15Vdc$ $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pin D/F 14) (Pin C 17)	-	-0.4	μА
39	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{IL} = 1.5Vdc$ $V_{IH} = 3.5Vdc$ $V_{DD} = 5 Vdc, V_{SS} = 0Vdc$ Note 5 (Pin D/F 14)	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	τ(α)	(Pin C 17)	-	0.5	v
40	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pin D/F 14)	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-		(Pin C 17)	-	1.5	



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
41	Threshold Voltage N-Channel	V _{THN}	-	4(j)	A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	v
42	Threshold Voltage P-Channel	V _{THP}	-	4(k)	A Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V
43 to 55	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(i)	$\begin{split} &I_{IN}(\text{Under Test}) = -100\mu\text{A} \\ &V_{DD} = \text{Open}, \ V_{SS} = 0\text{Vdc} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 1-2-3-4-5-6-7-9-10-11-12-13-15}) \\ &\text{Pins C 1-2-4-5-6-7-9-11-12-14-15-16-19}) \end{split}$	-	-2.0	V
56 to 68	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(m)	$V_{IN}(Under Test) = 6Vdc \\ V_{SS} = Open, R = 30k\Omega \\ (Pins D/F 1-2-3-4-5-6-7-9-10-11-12-13-15) \\ Pins C 1-2-4-5-6-7-9-11-12-14-15-16-19)$	3.0	-	V

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 V dc$ $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each output for the two input conditions given in Figure 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
69 to 81	Input Capacitance	C _{IN}	3012	4(n)	$V_{IN}(Not Under Test) = 0Vdc \\ V_{DD} = V_{SS} = 0Vdc \\ Note 6 \\ (Pins D/F 1-2-3-4-5-6-7-9-10-11-13-15) \\ (Pins C 1-2-4-5-6-7-9-11-12-14-15-16-19) \\ \end{cases}$	-	7.5	pF
82	Propagation Delay Low to High (Inhibit to Select Output)	tplh1	3003	4(0)	$\begin{array}{l} V_{\rm IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{\rm IN} \; (\text{D0}) \; = \; 5 \text{Vdc} \\ V_{\rm IN} \; (\text{All Other Inputs}) \\ \; = \; 0 \text{Vdc} \\ V_{\rm DD} \; = \; 5 \text{Vdc}, \; V_{\rm SS} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \hline \frac{\text{Pins D/F}}{10 \; \text{to} \; 14} \frac{\text{Pins C}}{12 \; \text{to} \; 17} \end{array}$	-	230	ns
83	Propagation Delay Low to High (Select Control to Select Output)	tplh2	3003	4(o)	$\begin{array}{l} V_{IN} \mbox{ (Under Test) = Pulse} \\ \mbox{ Generator} \\ V_{IN}(D0) = 5Vdc \\ V_{IN}(All \mbox{ Other Inputs)} \\ = 0Vdc \\ V_{DD} = 5Vdc, \mbox{ V}_{SS} = 0Vdc \\ Note \mbox{ 7} \\ \hline \frac{Pins \mbox{ D/F}}{11 \ to \ 14} \frac{Pins \ C}{14 \ to \ 17} \end{array}$	-	350	ns
84	Propagation Delay Low to High (Data Input to Select Output	tplh3	3003	4(0)	$\begin{array}{l} V_{\text{IN}} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}}(\text{All Other Inputs}) \\ \; = \; 0 \text{Vdc} \\ V_{\text{DD}} \; = \; 5 \text{Vdc}, \; V_{\text{SS}} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} \underline{\text{Pins C}} \\ 1 \; \text{to 14} 1 \; \text{to 17} \\ \end{array}$	-	310	ns
85	Propagation Delay High to Low (Inhibit to Select Output)	t₽HL1	3003	4(0)	$\begin{array}{l} V_{\text{IN}} \mbox{ (Under Test) = Pulse} \\ \mbox{ Generator } \\ V_{\text{IN}}(D0) = 5 \mbox{ Vdc } \\ V_{\text{IN}}(All \mbox{ Other Inputs)} \\ = 0 \mbox{ Vdc } \\ V_{\text{DD}} = 5 \mbox{ Vdc }, \mbox{ V}_{\text{SS}} = 0 \mbox{ Vdc } \\ \mbox{ Note 7 } \\ \hline \frac{\text{Pins } D/F}{10 \mbox{ to } 14} \frac{\text{Pins } C}{12 \mbox{ to } 17} \end{array}$	-	230	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

		0)(4/2/01	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
86	Propagation Delay High to Low (Select Control to Select Output)	tphl2	3003	4(o)	$\begin{array}{l} V_{IN} \mbox{ (Under Test) = Pulse} \\ \mbox{Generator} \\ V_{IN}(D0) = 5Vdc \\ V_{IN}(All \mbox{ Other Inputs)} \\ = \mbox{ 0Vdc} \\ V_{DD} = \mbox{ 5Vdc}, \ V_{SS} = \mbox{ 0Vdc} \\ Note \ 7 \\ \hline \ \underline{Pins \ D/F} \\ 11 \ to \ 14 \\ \hline \ 14 \ to \ 17 \\ \end{array}$		350	ns
87	Propagation Delay High to Low (Data Input to Select Output)	tphl3	3003	4(0)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; Pulse \\ \text{Generator} \\ V_{IN}(\text{All Other Inputs}) \\ = \; 0 \text{Vdc} \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \underline{Pins \; D/F} \\ 1 \; to \; 14 \\ 1 \; to \; 17 \end{array}$	-	310	ns
88	Propagation Delay High Impedance to Low Output (3-State Disable to Select Output)	t₽ZL	3003	4(p)	$\begin{array}{ll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN}(\text{All Other Inputs}) \\ \; = \; 0 \text{Vdc} \\ V_{DD} \; = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} \underline{\text{Pins C}} \\ 15 \; \text{to 14} 19 \; \text{to 17} \\ \end{array}$	-	120	ns
89	Propagation Delay Low Output to High Impedance (3-State Disable to Select Output)	^t PLZ	3003	4(p)	$\begin{array}{ll} V_{IN} \mbox{ (Under Test) = Pulse} \\ \mbox{ Generator } \\ V_{IN} \mbox{ (All Other Inputs) } \\ \mbox{ = 0Vdc} \\ V_{DD} \mbox{ = 5Vdc, } V_{SS} \mbox{ = 0Vdc} \\ V_{DD} \mbox{ = 5Vdc, } V_{SS} \mbox{ = 0Vdc} \\ Note \mbox{ 7} \\ \hline \frac{Pins \mbox{ D/F}}{15 \mbox{ to 14}} & \frac{Pins \mbox{ C}}{19 \mbox{ to 17}} \end{array}$	-	120	ns
90	Propagation Delay High Impedance to High Output (3-State Disable to Select Output)	^t PZH	3003	4(p)	$\begin{array}{l} V_{IN} \mbox{ (Under Test) = Pulse} \\ \mbox{ Generator } \\ V_{IN}(D0) = 5Vdc \\ V_{IN}(All \mbox{ Other Inputs)} \\ = \mbox{ 0Vdc } \\ V_{DD} = \mbox{ 5Vdc, } V_{SS} = \mbox{ 0Vdc } \\ V_{DD} = \mbox{ 5Vdc, } V_{SS} = \mbox{ 0Vdc } \\ Note \mbox{ 7 } \\ \hline \mbox{ Pins } D/F \\ \hline \mbox{ 15 to 14 } \hline \mbox{ 19 to 17 } \\ \end{array}$	-	120	ns



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

		EX/MPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
91	Propagation Delay High Output to High Impedance (3-State Disable to Select Output)	ţрнz	3003	4(p)	$\begin{array}{l} V_{IN} \mbox{ (Under Test) = Pulse } \\ \mbox{ Generator } \\ V_{IN}(D0) = 5Vdc \\ V_{IN}(All \mbox{ Other Inputs) } \\ = \mbox{ 0Vdc } \\ V_{DD} = \mbox{ 5Vdc, } V_{SS} = \mbox{ 0Vdc } \\ V_{DD} = \mbox{ 5Vdc, } V_{SS} = \mbox{ 0Vdc } \\ Note \mbox{ 7 } \\ \hline \mbox{ Pins } D/F & \mbox{ Pins } C \\ \mbox{ 15 to 14 } & \mbox{ 19 to 17 } \end{array}$	-	120	ns
92	Transition Time Low to High	tт∟н	3004	4(0)	$\begin{array}{l} V_{\rm IN} \; ({\rm Under \ Test}) \; = \; {\rm Pulse} \\ {\rm Generator} \\ V_{\rm IN} ({\rm All \ Other \ Inputs}) \\ = \; 0 {\rm Vdc} \\ V_{\rm DD} = \; 5 {\rm Vdc}, \; V_{\rm SS} \; = \; 0 {\rm Vdc} \\ {\rm Note \ 7} \\ ({\rm Pin \ D/F \ 14}) \\ ({\rm Pin \ C \ 17}) \end{array}$	-	150	ns
93	Transition Time High to Low	tτн∟	3004	4(0)		-	150	ns



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125 (+0 -5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STINBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} =3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Notes 1 and 2	-	1	-
3 to 4	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
5 to 17	Input Current Low Level	ΙL	3009	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 15 \text{Vdc} \\ V_{DD} \; = \; 15 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 1-2-3-4-5-6-7-9-10-11-12-13-15}) \\ (\text{Pins C 1-2-4-5-6-7-9-11-12-14-15-16-19}) \end{array}$	-	-100	nA
18 to 30	Input Current High Level	lιΗ	3010	4(d)	$\begin{array}{l} V_{IN} \; (Under \; Test) \; = \; 15 \; Vdc \\ V_{IN} \; (Remaining \; Inputs) \\ = \; 0 \; Vdc \\ V_{DD} \; = \; 15 \; Vdc, \; V_{SS} \; = \; 0 \; Vdc \\ (Pins \; D/F \; 1-2-3-4-5-6-7-9- \\ 10-11-12-13-15) \\ (Pins \; C \; 1-2-4-5-6-7-9-11- \\ 12-14-15-16-19) \end{array}$	-	100	nA
31	Output Voltage Low Level	Vol	3007	4(e)	$V_{IN} (Select Controls) = 0Vdc$ $V_{IN} (Channel D0) = 0Vdc$ $V_{IN} (All Other Channels) = 15Vdc$ $V_{IN} (Inhibit and Disable) = 0Vdc$ $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pin D/F 14) (Pin C 17)	-	0.05	V



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125 (+0 -5) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
32	Output Voltage High Level	Voh	3006	4(f)	$V_{IN} \text{ (Select Controls)} = 15 \text{Vdc}$ $V_{IN} \text{ (Channel D7)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Channels)} = 0 \text{Vdc}$ $V_{IN} \text{ (Inhibit and Disable)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 14) (Pin C 17)	14.95		V
33	Output Drive Current N-Channel	I _{OL1}	-	4(g)	$V_{IN} \text{ (Select Controls)} = 5 \text{Vdc}$ $V_{IN} \text{ (All Channels)} = 5 \text{Vdc}$ $V_{IN} \text{ (Inhibit)} = 5 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	0.36	-	mA
34	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} \text{ (Select Controls)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Channels)} = 15 \text{Vdc}$ $V_{IN} \text{ (Inhibit)} = 15 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	2.4	-	mA
35	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$\begin{array}{l} V_{IN} \; (Select Controls) \\ = 0Vdc \\ V_{IN} \; (Channel D0) \; = 5Vdc \\ V_{IN} \; (All Other Channels) \\ = 0Vdc \\ V_{IN} \; (Inhibit and Disable) \\ = 0Vdc \\ V_{OUT} \; = \; 4.6Vdc \\ V_{OUT} \; = \; 4.6Vdc \\ V_{DD} \; = \; 5Vdc, \; V_{SS} \; = \; 0Vdc \\ Note \; 4 \\ (Pin D/F \; 14) \\ (Pin C \; 17) \end{array}$	-0.36	-	mA



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125 (+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NU.	CHARACTERISTICS	STINDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
36	Output Drive Current P-Channel	IOH2	-	4(h)	$V_{IN} \text{ (Select Controls)} = 0 \text{Vdc}$ $V_{IN} \text{ (Channel D0)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Channels)} = 0 \text{Vdc}$ $V_{IN} \text{ (Inhibit and Disable)} = 0 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	-2.4	-	mA
37	Output Leakage Current Third State (1)	loz1	-	4(i)	$V_{IN}(All Inputs) = 15Vdc$ $V_{OUT} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pin D/F 14) (Pin C 17)	-	12	μА
38	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	$V_{IN}(All Inputs) = 15Vdc$ $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pin D/F 14) (Pin C 17)	-	-12	μА
39	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{IL} = 1.5 Vdc$ $V_{IH} = 3.5 Vdc$ $V_{DD} = 5 Vdc, V_{SS} = 0 Vdc$ Note 5	4.5	-	v
39	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	7(a)	(Pin D/F 14) (Pin C 17)	-	0.5	V
40	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4 (-)	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pin D/F 14)	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pin C 17)		1.5	



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125 (+0-5) °C (CONT'D)

NO. CHARACTERISTICS		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
	CHARACTERISTICS	STNBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
41	Threshold Voltage N-Channel	Vthn	-	4(j)	A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
42	Threshold Voltage P-Channel	V _{THP}	-	4(k)	A Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5-0) °C

		0)(1400)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} =3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
5 to 17	Input Current Low Level	Ι _{ΙL}	3009	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0 \text{Vdc} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 15 \text{Vdc} \\ V_{DD} \; = \; 15 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ (\text{Pins D/F 1-2-3-4-5-6-7-9-10-11-12-13-15}) \\ (\text{Pins C 1-2-4-5-6-7-9-11-12-14-15-16-19}) \end{array}$	-	-50	nA
18 to 30	Input Current High Level	liH	3010	4(d)	$\begin{array}{l} V_{IN} \; (Under \; Test) \; = \; 15 \; Vdc \\ V_{IN} \; (Remaining \; Inputs) \\ = \; 0 \; Vdc \\ V_{DD} \; = \; 15 \; Vdc, \; V_{SS} \; = \; 0 \; Vdc \\ (Pins \; D/F \; 1-2-3-4-5-6-7-9- \\ 10-11-12-13-15) \\ (Pins \; C \; 1-2-4-5-6-7-9-11- \\ 12-14-15-16-19) \end{array}$	-	50	nA
31	Output Voltage Low Level	Vol	3007	4(e)	$V_{IN} \text{ (Select Controls)} = 0 \text{Vdc}$ $V_{IN} \text{ (Channel D0)} = 0 \text{Vdc}$ $V_{IN} \text{ (All Other Channels)} = 15 \text{Vdc}$ $V_{IN} \text{ (Inhibit and Disable)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 14) (Pin C 17)	-	0.05	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5-0) °C (CONT'D)

NO.	IO. CHARACTERISTICS SYMBO	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STNBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
32	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN} \text{ (Select Controls)} = 15 \text{Vdc}$ $V_{IN} \text{ (Channel D7)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Channels)} = 0 \text{Vdc}$ $V_{IN} \text{ (Inhibit and Disable)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pin D/F 14) (Pin C 17)	14.95		V
33	Output Drive Current N-Channel	lo∟1	-	4(g)	$V_{IN} \text{ (Select Controls)} = 5 \text{Vdc}$ $V_{IN} \text{ (All Channels)} = 5 \text{Vdc}$ $V_{IN} \text{ (Inhibit)} = 5 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	0.64	-	mA
34	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} \text{ (Select Controls)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Channels)} = 15 \text{Vdc}$ $V_{IN} \text{ (Inhibit)} = 15 \text{Vdc}$ $V_{IN} \text{ (Disable)} = 0 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	4.2	-	mA
35	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{IN} \text{ (Select Controls)} = 0Vdc$ $V_{IN} \text{ (Channel D0)} = 5Vdc$ $V_{IN} \text{ (All Other Channels)} = 0Vdc$ $V_{IN} \text{ (Inhibit and Disable)} = 0Vdc$ $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pin D/F 14) (Pin C 17)	-0.64	-	mA



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5 -0) °C (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
36	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} \text{ (Select Controls)} = 0 \text{Vdc}$ $V_{IN} \text{ (Channel D0)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Channels)} = 0 \text{Vdc}$ $V_{IN} \text{ (Inhibit and Disable)} = 0 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pin D/F 14) (Pin C 17)	-4.2		mA
37	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	$\begin{array}{l} V_{\rm IN}({\rm All\ Inputs}) \ = \ 15 {\rm Vdc} \\ V_{\rm OUT} \ = \ 15 {\rm Vdc} \\ V_{\rm DD} \ = \ 15 {\rm Vdc}, \ V_{\rm SS} \ = \ 0 {\rm Vdc} \\ ({\rm Pin\ D/F\ 14}) \\ ({\rm Pin\ C\ 17}) \end{array}$	-	0.4	μА
38	Output Leakage Current Third State (2)	I _{OZ2}	-	4(i)	$V_{IN}(All Inputs) = 15Vdc$ $V_{OUT} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pin D/F 14) (Pin C 17)	-	-0.4	μА
39	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(2)	$V_{IL} = 1.5Vdc$ $V_{IH} = 3.5Vdc$ $V_{DD} = 5 Vdc, V_{SS} = 0Vdc$ Note 5	4.5	-	v
33	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pin D/F 14) (Pin C 17)	-	0.5	v
40	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4/->	$V_{IL} = 4Vdc$ $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pin D/F 14)	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Pin C 17)	-	1.5	



ISSUE 3

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5 -0) °C (CONT'D)

NO. CHARACTER		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	CHARACTERISTICS	STWBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
41	Threshold Voltage N-Channel	V _{THN}	-	4(j)	A Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
42	Threshold Voltage P-Channel	V _{THP}	-	4(k)	A Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN						PIN	NUN	MBE	RS						D.C. S	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1	1	1	1	1	1	1	1	1	0	0	0	0	1	0	0	V _{DD}
2	0	1	1	1	1	1	1	1	0	0	0	0	0	0		
3	1	1	1	1	1	1	1	1	0	0	0	0	1	0		
4	1	1	1	1	1	1	1	1	0	1	0	0	1	0		
5	1	0	1	1	1	1	1	1	0	1	0	0	0	0		
6	1	1	1	1	1	1	1	1	0	1	0	0	1	0		
7	1	1	1	1	1	1	1	1	0	0	1	0	1	0		
8	1	1	0	1	1	1	1	1	0	0	1	0	0	0		
9	1	1	1	1	1	1	1	1	0	0	1	0	1	0		
10	1	1	1	1	1	1	1	1	0	1	1	0	1	0		
11	1	1	1	0	1	1	1	1	0	1	1	0	0	0		
12	1	1	1	1	1	1	1	1	0	1	1	0	1	0		
13	1	1	1	1	1	1	1	1	0	0	0	1	1	0		
14	1	1	1	1	0	1	1	1	0	0	0	1	0	0		
15	1	1	1	1	1	1	1	1	0	0	0	1	1	0		
16	1	1	1	1	1	1	1	1	0	1	0	1	1	0		
17	1	1	1	1	1	0	1	1	0	1	0	1	0	0		
18	1	1	1	1	1	1	1	1	0	1	0	1	1	0		
19	1	1	1	1	1	1	1	1	0	0	1	1	1	0		
20	1	1	1	1	1	1	0	1	0	0	1	1	0	0		
21	1	1	1	1	1	1	1	1	0	0	1	1	1	0		
22	1	1	1	1	1	1	1	1	0	1	1	1	1	0		
23	1	1	1	1	1	1	1	0	0	1	1	1	0	0		
24	1	1	1	1	1		1	1	-	1	-	1	1	0		
25	1	1	1	1	1	1	1	1	1	1	1	1	0	0		
26	1	1	1	1	1	1	1	1	1	0	0	0	0	0		
27	1	1	1	1	1	1	1	1	0	0	0	0	1	0		
28	1	1	1	1	1	1	1	1	0	0	0	0	Z	1	Į	
29	1	1	1	1	1	1	1	1	1	1	1	1	Z	1		
30	1	1	1	1	1	1	1	1	0	1	1	1	Z	1		
31	1	1	1	1	1	1	1	1	0	1	1	1	1	0		
32	0	0	0	0	0	0	0	0	0	1	1	1	0	0		ţ
33	0	0	0	0	0	0	0	1	0	1	1	1	1	0		V

NOTES: See Page 36.



ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)


PATTERN	PIN NUMBERS				D.C. 3	SUPPLY										
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
34	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	V _{DD}
35	0	0	0	0	0	0	0	0	0	0	1	1	0	0		
36	0	0	0	0	0	0	1	0	0	0	1	1	1	0		
37	0	0	0	0	0	0	0	0	0	0	1	1	0	0		
38	0	0	0	0	0	0	0	0	0	1	0	1	0	0		
39	0	0	0	0	0	1	0	0	0	1	0	1	1	0		
40	0	0	0	0	0	0	0	0	0	1	0	1	0	0		
41	0	0	0	0	0	0	0	0	0	0	0	1	0	0		
42	0	0	0	0	1	0	0	0	0	0	0	1	1	0		
43	0	0	0	0	0	0	0	0	0	0	0	1	0	0		
44	0	0	0	0	0	0	0	0	0	1	1	0	0	0		
45	0	0	0	1	0	0	0	0	0	1	1	0	1	0		
46	0	0	0	0	0	0	0	0	0	1	1	0	0	0		
47	0	0	0	0	0	0	0	0	0	0	1	0	0	0		
48	0	0	1	0	0	0	0	0	0	0	1	0	1	0		
49	0	0	0	0	0	0	0	0	0	0	1	0	0	0		
50	0	0	0	0	0	0	0	0	0	1	0	0	0	0		
51	0	1	0	0	0	0	0	0	0	1	0	0	1	0		
52	0	0	0	0	0	0	0	0	0	1	0	0	0	0		
53	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
54	1	0	0	0	0	0	0	0	0	0	0	0	1	0		
55	0	0	0	0	0	0	0	0	0	0	0	0	0	0	↓	۷

NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, Z = Third State (High Impedance).









FIGURE 4(c) - INPUT CURRENT LOW LEVEL

NOTES

1. Each input to be tested separately.


FIGURE 4(d) - INPUT CURRENT HIGH LEVEL

FIGURE 4(e) - OUTPUT VOLTAGE LOW LEVEL



NOTES

1. Each input to be tested separately.



NOTES

1. All Channels except Channel D0 to V_{DD}. Remaining inputs to V_{SS}.





FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT




NOTES


1. Select Controls and Channel D7 at V_{DD}. Remaining Inputs at V_{SS}

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT

CHANNEL DO

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE









FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)



NOTES


1. Each input to be tested separately.

<u>NOTES</u> 1. Each input to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - INPUT CAPACITANCE




NOTES

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME



 $\underline{\textbf{NOTES}}$ 1. Pulse Generator, V_P = 0 to V_{DD} , t_r and t_f \leq 20ns, f = 500KHz.







<u>NOTES</u> 1. Pulse Generator - V_P = 0 to V_{DD} , t_r and $t_f \leq$ 15ns, f = 500kHz.



ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±150	nA
33	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
35	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	±15 (1)	%
37	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	nA
38	Output Leakage Current Third State (2)	I _{OZ2}	As per Table 2	As per Table 2	±60	nA
41	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
42	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T _{amb}	+ 125 (+0-5)	°C
2	Output - (Pin D/F 14) (Pin C 17)		V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-4-6-9-11-13-15) (Pins C 2-5-7-11-14-16-19)		V _{IN}	Ground	Vdc
4	Inputs -	(Pins D/F 1-3-5-7-10-12) (Pins C 1-4-6-9-12-15)	V _{IN}	V _{DD}	Vdc
5	Positive S (Pin D/F 1 (Pin C 20)		V _{DD}	15	Vdc
6	Negative (Pin D/F 8 (Pin C 10)		V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Te	emperature	T _{amb}	+ 125 (+ 0 -5)	°C
2	Output - (Pin D/F 14) (Pin C 17)		V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-4-6-9-11-13-15) (Pins C 2-5-7-11-14-16-19)		V _{IN}	V _{DD}	Vdc
4	Inputs - (Pins D/F 1-3-5-7-10-12) (Pins C 1-4-6-9-12-15)		V _{IN}	Ground	Vdc
5	Positive Su (Pin D/F 16 (Pin C 20)	upply Voltage 5)	V _{DD}	15	Vdc
6	Negative S (Pin D/F 8) (Pin C 10)	Supply Voltage	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



ISSUE 3

TABLE 5(C)	- CONDITIONS	FOR BURN-IN	DYNAMIC
		the second s	the second s

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0 -5)	°C
2	Output - (Pin D/F 14) (Pin C 17)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-2-3-4-5-6-7-9-11-12) (Pins C 1-2-4-5-6-7-9-11-14-15)	V _{IN}	V _{GEN1}	Vac
4	Input - (Pin D/F 13) (Pin C 16)	V _{IN}	V _{GEN2}	Vac
5	Inputs - (Pins D/F 10-15) (Pins C 12-19)	V _{iN}	Ground	Vdc
6	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	GEN1	50k, 50% Duty Cycle	Hz
		GEN2	25k, 50% Duty Cycle	HZ
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.


FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



ISSUE 3

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

_							· · · · · · · · · · · · · · · · · · ·	
NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS			UNIT
					(Δ)	MIN	ΜΑΧ	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
5 to 17	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	-	-	-50	nA
18 to 30	Input Current High Level	liti	As per Table 2	As per Table 2	-	-	50	nA
31	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
32	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	ν
33	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	<u> </u> 15 (1)	-	-	%
34	Output Drive Current N-Channel	IOL2	As per Table 2	As per Table 2	±15 (1)	-	-	%
35	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	±15 (1)	-	-	%
36	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
37	Output Leakage Current Third State(1)	l _{OZ1}	As per Table 2	As per Table 2	± 60	-	-	%
38	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	±60	-	-	%
00	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 0	As nor Table C	-	4.5	-	v
39	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	0.5	0.5	v

NOTES	1.	Percentage of limit value if voltage is the measurement function.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

NO		SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS		UNIT	
NO CHARACTERISTICS		3 T IVIBUL	TEST METHOD	TEST CONDITIONS	(Δ)	MIN		ΜΑΧ
41	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
42	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	ν



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para, 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.

-