

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER, BASED ON TYPE 4067B

ESCC Detail Specification No. 9408/009

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 61

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS ANALOGUE MULTIPLEXER/DEMULTIPLEXER, BASED ON TYPE 4067B

ESA/SCC Detail Specification No. 9408/009



# space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	March 1991	- Ewwark	tun legton
Revision 'A'	March 1992	To nomen's	tur late
Revision 'B'	October 1994	Pomomiens	Hoom
Revision 'C'	April 2001	Sa mill	From



PAGE 2

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item				
1	1	This Issue supersedes		23442 23442		
		Table 2	<ul> <li>Nos. 543 and 544, Note number changed to "5" and all subsequent Note entries incremented by 1</li> <li>Nos. 547 to 551, Limits column amended</li> <li>Nos. 552 to 556, "Circuit A" deleted from first measurement and "Circuit B" entry deleted in toto</li> <li>Nos. 562 to 577, 578, 579, 580, 583, in Limits column, Circuit 'A' reference and Circuit 'B' reference and value deleted</li> </ul>	22398 22398 23442		



Rev. 'A'

PAGE 2A

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

DOCOMENTATION CHANGE NOTICE				
Rev.	Rev.		CHANGE	Approved
Letter	Date	Reference	Item	DCR No.
Letter	Date	Ticroronco	11.0111	
			: Nos. 579, 580, Figure number changed to "4(p)" and in	23442
1			Conditions " $R_L = 10k\Omega$ " added	
			: Nos. 581, 584, Figure number changed to "4(q)" and in	23442
			Conditions " $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc and	
			$R_L = 200k\Omega''$ added	
			: Nos. 582, 583, Figure number changed to "4(p)" and in	23442
			Conditions " $R_L = 300\Omega$ " added	00440
<b>!</b>			: No. 584, in Conditions, "V <sub>IN</sub> (All other Channels) =	23442
		T-1-1 O(-) (1-)	0Vdc" added	00440
		Tables 3(a), (b)	: No. 544, in Conditions, " $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc" added	23442
		Table 3(b)	: Nos. 287 to 542, V <sub>IH</sub> and V <sub>DD</sub> corrected to "15Vdc"	23442
		Figure 4(a)	: Note 2 corrected.	23442
			: In Note 3, "Ground" corrected to "VSS"	23442
		Figure 4(b)	: In Note 2, "Ground" corrected to "V <sub>SS</sub> "	23442
		Figures 4(c), (d)	: Figures corrected	23442
		Figure 4(e), (f)	: Figures rationalised	23442
		Figure 4(g), (i)	: Note 1 standardised	23442 23442
		Figure 4(g) (ii), (iii) Figure 4(h)	<ul><li>: Figures rationalised</li><li>: Figure corrected</li></ul>	23442
1		Figure 4(i), (j)	: Input Conditions specified	23442
		Figure 4(I)	: Circuit 'A' heading and Circuit 'B' heading and drawing	22398
•		rigure +(i)	deleted	
1		Figure 4(n), (o)	: Figures rationalised	23442
		Figure 4(p)	: Figure deleted	23442
		Figure 4(q)	: Figure renumbered to "4(p)"	23442
		Figure 4(r)	: Figure renumbered to "4(q)"	23442
	ŀ	Figures 4(s), (t)	: Figures deleted	23442
	Į.	Tables 5(a), (b)	: Titles amended	23162
		Table 5(c)	: Nos. 2 and 3, Symbols corrected	23422
1		Figure 5(a)	: Title amended	23162
		E'	: Resistors added to each input at V <sub>DD</sub>	23442
1		Figure 5(b)	: Title amended	23162
1		Figure F(a)	<ul> <li>Resistors added to each input at V<sub>SS</sub></li> <li>Resistors added to each input at V<sub>DD</sub> and V<sub>GFN</sub></li> </ul>	23442 23442
1	Į.	Figure 5(c)	: Hesistors added to each input at V <sub>DD</sub> and V <sub>GEN</sub> : Pin 15 disconnected from Ground and connected to	23442
1			Binary counter	20442
			: On Binary Counter, "C" and "D" connections reversed	23442
1		Paras. 4.8.4 and 4.8.5	: Reference to Table and Figure amended to "5(c)"	23442
		Table 6	: Nos. 61 and 62, in Limits column, Circuit 'A' reference	23442
			and Circuit 'B' reference and value deleted	
'A'	March'92			None
1		P2A. DCN	I will had the deal are also a produce and the latest and the late	None
1		• ,	: Lead Material and/or Finish amended	23465
1			: Deviation deleted, "None" added	21048
1			Deviation deleted, "None" added: Deviation deleted, "None" added:	22919
1	1	3	: Deviation deleted, None added : Material Type and Finishes amended	22919 23465
1		raid. 4.4.2	. масела туре ани пінівнев апенией	23400
L	<u> </u>	<u> </u>		L



Rev. 'C'

PAGE 2B

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Rev.   Date   Reference   CHANGE   Item   Approved DCR No.	DOCUMENTATION CHANGE NOTICE				
P2B. DCN					
P2B. DCN P4. T of C : Appendices entry amended 221602 P5. Para. 1.3 : New sentence added 221602 P6. Table 1(a) : Variants 08 and 09 added 221562 Table 1(b) : No. 8, Maximum temperature amended 221562 P9. Figure 2(c) : In the drawing, Pin No. 28 location corrected 221562 P10. Notes to Figures : Title amended 221562 : Note 1 rewritten 221562 P10A. Figure 2(d) : New page added 221562 P11. Figure 3(a) : Upper drawing Title amended 221562 P12. Figure 3(a) : "SO" added to comparison Titles 221562 P16. Para. 4.3.2 : SO package added to the text 221562 Para. 4.4.2 : SO package added to the text 221562 Para. 4.5.2 : SO package added to the text 221562 P59. Para. 4.8.6 : Last sentence deleted, new text added 221602	'B'	Oct. '94	P2B. DCN : Page added P6. Table 1(a) : Lead Material and/or Finish amended P16. Para. 4.3.2 : Weights amended	None 221049 23539	
	'A'	Apr. '01	P2B. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(a) : Variants 08 and 09 added Table 1(b) : No. 8, Maximum temperature amended P9. Figure 2(c) : In the drawing, Pin No. 28 location corrected P10. Notes to Figures : Title amended : Note 1 rewritten P10A. Figure 2(d) : New page added P11. Figure 3(a) : Upper drawing Title amended P12. Figure 3(a) : "SO" added to comparison Titles P16. Para. 4.3.2 : SO package added to the text Para. 4.4.2 : SO package added to the text Para. 4.5.2 : SO package added to the text P59. Para. 4.8.6 : Last sentence deleted, new text added	None 221602 221602 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562	



PAGE 3

ISSUE 2

# TABLE OF CONTENTS

		<u>Page</u>
1.	GENERAL	5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6 1.7	Pin Assignment Truth Table	5 5
1.7	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Networks	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1 4.2	General  Payistions from Conseils Specification	15
4.2 4.2.1	Deviations from Generic Specification  Deviations from Special In-process Controls	15 15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	15
4.2.5	Deviations from Lot Acceptance Tests	16
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4 4.6	Traceability Information Electrical Measurements	17 17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for H.T.R.B. and Burn-in	17
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	17
4.8	Environmental and Endurance Tests	59
4.8.1	Electrical Measurements on Completion of Environmental Tests	59
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	59
4.8.3	Electrical Measurements on Completion of Endurance Tests	59
4.8.4	Conditions for Operating Life Test	59
4.8.5	Electrical Circuits for Operating Life Tests	59
4.8.6	Conditions for High Temperature Storage Test	59



Rev. 'C'

ISSUE 2

PAGE 4

TABLE	<u>:S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, D.C. Parameters	18
	Electrical Measurements at Room Temperature, A.C. Parameters	24
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	32
4	Parameter Drift Values	54
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	55
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	55
5(c)	Conditions for Burn-in Dynamic	56
6	Electrical Measurements on Completion of Environmental Tests and	60
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	<u>RES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
3(e)	Input Protection Network	14
4	Circuits for Electrical Measurements	38
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	57
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	57
5(c)	Electrical Circuit for Burn-in Dynamic	58
ADDE	NDICES (Applicable to specific Manufacturers only)	
AFFE	Agraed Deviations for STMicroelectronics (F)	61



Rev. 'C'

ISSUE 2

5

PAGE

#### 1. **GENERAL**

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic CMOS Analogue Multiplexer/Demultiplexer, having fully buffered outputs, based on Type 4067B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'C'

ISSUE 2

6

PAGE

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS (Note 8)
1	Supply Voltage	$V_{\mathrm{DD}}$	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	٧	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	Note 3
4	D.C. Output Current	± I <sub>O</sub>	10	mA	Note 4
5	Device Dissipation	$P_{D}$	200	mW	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mW	Note 5
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 6 Note 7

#### NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD}$  +0.5V should not exceed +18V.
- 3. Any one input.
- 4. The maximum output current of any single output.
- 5. The maximum power dissipation of any single output.
- 6. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 7. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.
- 8. When current is drawn from Common OUT/IN to Channel IN/OUT, the voltage drop across the bidirectional switch shall not exceed 0.4V.




PAGE 7

ISSUE 2

## **FIGURE 2- PHYSICAL DIMENSIONS**

## FIGURE 2 (a) - FLAT PACKAGE, 24-PIN



CVMPOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	MOTES
А	10.70	11.30	
В	15.30	15.70	
С	1.45	1.90	
D	0.23	0.30	
E	13.84	14.10	
F	1.20	1.30	4
G	0.45	0.55	3
Н	7.25	8.25	
L	25.00	28.00	
N	7.00	TYPICAL	
Q	0.45	0.55	2

NOTES: See Page 10.




PAGE 8

ISSUE 2

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2 (b) - DUAL-IN-LINE PACKAGE, 24-PIN



CVMDOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
А	1.931	2.387	
a <sub>1</sub>	1.016	1.524	2
$a_2$	0.274	0.340	
В	1.274	TYPICAL	3
b <sub>1</sub>	0.407	0.507	3
$b_2$	0.229	0.304	3
С	2.205	2.727	
D	30.784	30.784	
E	14.986	15.494	
е	2.413	2.667	4
$e_3$	27.813	28.067	
F	14.859	15.367	
L	3.0	3.8	
K	12.6	13.0	
k <sub>1</sub>	12.6	13.0	

NOTES: See Page 10.

Rev. 'C'


ISSUE 2

9

**PAGE** 

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 28-TERMINAL



DIMENSIONS	MILLIM	MILLIMETRES	
DIVILIAGIONS	MIN	MAX	NOTES
A A1 B C C1 D	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5

NOTES: See Page 10.



Rev. 'C'

PAGE 10 ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

1. Index area: a notch, letter, metallised tab or dot shall be located adjacent to Pin 1 or 2 and shall be within the shaded area shown.

For chip carrier packages the index shall be as defined in Figure 2(c).

For SO packages, a dot shall also be located adjacent to Pin 1 on the bottom of the package.

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 24 pin packages : 22 spaces. 28 terminal packages : 16 spaces.


- 5. Index corner only.
- 6. Three non-index corners.



Rev. 'C'

PAGE 10A ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)






Rev. 'C'

PAGE 11


ISSUE 2

#### FIGURE 3(a) - PIN ASSIGNMENT

#### **DUAL-IN-LINE, SO AND FLAT PACKAGES**



#### **CHIP CARRIER PACKAGE**



**TOP VIEW** 



Rev. 'C'

PAGE 12 ISSUE 2

#### FIGURE 3(a) - PIN ASSIGNMENT (CONTINUED)

#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 DUAL-IN-LINE PIN OUTS

CHIP CARRIER PIN OUTS 1 2 3 5 6 7 8 9 10 12 13 14 15 16 17 19 20 21 22 23 24 26 27 28

#### FIGURE 3 (b) - TRUTH TABLE

		INPUTS			SELECTED CHANNEL
INHIBIT	Α	В	С	D	ON
L	L	L	L	L	0
L	Н	L	L	L	1
L	L	Н	L	L	2
L	Н	Н	L	L	3
L	L	L	Н	L	4
L	Н	L	Н	L	5
L	L	Н	Н	L	6
L	Н	Н	Н	L	7
L	Ĺ	L	L	Н	8
L	Н	L	L	Н	9
L	L	Н	L	Н	10
L	Н	Н	L	Н	11
L	L	L	Н	Н	12
L	Н	L	Н	Н	13
L	L	Н	Н	Н	14
L	Н	Н	Н	Н	15
н	X	Х	X	Х	NONE

#### **NOTES**


1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.



PAGE 13

ISSUE 2

#### FIGURE 3(c) - CIRCUIT SCHEMATIC







PAGE 14

ISSUE 2

## FIGURE 3(d) - FUNCTIONAL DIAGRAM



# FIGURE 3 (e) - INPUT PROTECTION NETWORK





Rev. 'A'

PAGE 15

ISSUE 2

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage

P<sub>DSO</sub> = Single Output Power Dissipation

CKT = Circuit

I<sub>OFF</sub> = Channel Off Leakage Current
 R<sub>ON</sub> = Channel On Resistance
 C<sub>INC</sub> = Channel Input Capacitance
 C<sub>OC</sub> = Channel Output Capacitance

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

#### 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



Rev. 'C'

PAGE 16 ISSUE

2

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 **Dimension Check**

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 4.25 grammes for the dual-in-line package, 1.55 grammes for the flat package, 1.1 grammes for the SO package and 0.79 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 **MARKING**

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 17

ISSUE 2

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	<u>940800902B</u>
Detail Specification Number	
Type Variant, as applicable	 
Testing Level (B or C, as appropriate)	

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 <u>Electrical Circuits for H.T.R.B and Burn-in</u>

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.

PAGE 18

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4 (a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4 (a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	1	-
3 to 18	Quiescent Current	I <sub>DD</sub>	3005	4 (b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	-	500	nA
19 to 23	Input Current Low Level Address or Inhibit	I <sub>IL</sub>	3009	4 (c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Other Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	-	-50	nA
24 to 28	Input Current High Level Address or Inhibit	I <sub>IH</sub>	3010	4 (d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Other Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	-	50	nA

PAGE 19

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OTAL ROTERIOTIOS	O TWILD CE	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
29 to 44	Channel Off Leakage Current (Any Channel)	loff1	-	4 (e)	$\begin{split} &V_{IN} \; (INHIBIT) = 15 V dc \\ &V_{IN} \; (Address \; Inputs) = 0 V dc \\ &V_{IN} \; (CHANNEL \; I/O) = 15 V dc \\ &V_{IN} \; (COMMON \; O/I) = 0 V dc \\ &V_{DD} = 15 V dc, \; V_{SS} = 0 V dc \\ &\frac{Pins \; D/F}{2 \; to \; 1} & 2 \; to \; 1 \\ & 3 \; to \; 1 & 3 \; to \; 1 \\ & 4 \; to \; 1 & 5 \; to \; 1 \\ & 5 \; to \; 1 & 6 \; to \; 1 \\ & 5 \; to \; 1 & 6 \; to \; 1 \\ & 7 \; to \; 1 & 8 \; to \; 1 \\ & 8 \; to \; 1 & 9 \; to \; 1 \\ & 9 \; to \; 1 & 10 \; to \; 1 \\ & 16 \; to \; 1 & 19 \; to \; 1 \\ & 17 \; to \; 1 & 20 \; to \; 1 \\ & 18 \; to \; 1 & 21 \; to \; 1 \\ & 19 \; to \; 1 & 22 \; to \; 1 \\ & 20 \; to \; 1 & 23 \; to \; 1 \\ & 21 \; to \; 1 & 24 \; to \; 1 \\ & 22 \; to \; 1 & 26 \; to \; 1 \\ & 23 \; to \; 1 & 27 \; to \; 1 \\ \end{split}$		-100	nA
45 to 60	Channel Off Leakage Current (Any Channel)	lOFF2		4 (e)	$\begin{array}{c} V_{IN} \; (INHIBIT) = 15 V dc \\ V_{IN} \; (Address \; Inputs) = 0 V dc \\ V_{IN} \; (CHANNEL \; I/O) = 0 V dc \\ V_{IN} \; (COMMON \; I/O) = 15 V dc \\ V_{DD} = 15 V dc, \; V_{SS} = 0 V dc \\ \hline \begin{array}{c} Pins \; D/F \\ 1 \; to \; 2 \\ 1 \; to \; 3 \\ 1 \; to \; 3 \\ 1 \; to \; 4 \\ 1 \; to \; 5 \\ 1 \; to \; 5 \\ 1 \; to \; 5 \\ 1 \; to \; 6 \\ 1 \; to \; 7 \\ 1 \; to \; 8 \\ 1 \; to \; 8 \\ 1 \; to \; 9 \\ 1 \; to \; 10 \\ 1 \; to \; 10 \\ 1 \; to \; 10 \\ 1 \; to \; 17 \\ 1 \; to \; 19 \\ 1 \; to \; 19 \\ 1 \; to \; 10 \\ 1 \; to \; 18 \\ 1 \; to \; 21 \\ 1 \; to \; 20 \\ 1 \; to \; 23 \\ 1 \; to \; 23 \\ 1 \; to \; 23 \\ 1 \; to \; 27 \\ \end{array}$		100	nA



PAGE 20

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
61	Channel Off Leakage Current (All Channels)	I <sub>OFF3</sub>	-	4 (f)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	100	nA
62	Channel Off Leakage Current (All Channels)	l <sub>OFF4</sub>		4 (f)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		-100	nA

PAGE 21

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
63 to 286	Channel On Resistance	R <sub>ON1</sub>		4 (g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		1050	$\Omega$

PAGE 22

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
287 to 542	Channel On Resistance	R <sub>ON2</sub>	-	4 (g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		240	Ω



PAGE 23

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - D.C. PARAMETERS (CONT'D)

		514150	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
543	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4 (b)	$\begin{array}{c} \text{Address and Inhibit Inputs:} \\ V_{IL} = 1.5 \text{Vdc}, \ V_{IH} = 3.5 \text{Vdc} \\ \text{Channel Inputs:} \\ V_{IL} = 0 \text{Vdc}, \ V_{IH} = 5 \text{Vdc} \\ \text{V}_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc} \\ \text{Note 5} \\ \text{(Pins D/F 2-3-4-5-6-7-8-9-16-17-18-19-20-21-22-23)} \\ \text{(Pins C 2-3-5-6-7-8-9-10-19-21-22-23-24-26-27)} \end{array}$	-	0.5	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4 (11)		v		
544	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>		4 (h)	Address and Inhibit Inputs: $V_{IL} = 4Vdc$ , $V_{IH} = 11Vdc$ Channel Inputs: $V_{IL} = 0Vdc$ , $V_{IH} = 15Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$	-	1.5	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		4 (11)	Note 5 (Pins D/F 2-3-4-5-6-7-8-9-16-17-18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10-19-21-22-23-24-26-27)	13.5		V
545	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4 (i)	Inhibit Input at Ground. All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 12) (Pin C 14)	-0.7	-3.0	V
546	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4 (j)	Inhibit Input at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.7	3.0	V
547 to 551	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4 (k)	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	-	-2.0	V
552 to 556	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4 (1)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30k $\Omega$ (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	3.0	-	V

PAGE 24

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olvil
557 to 561	Input Capacitance Address or Inhibit	C <sub>IN</sub>	3012	4 (m)	$V_{IN}$ (Not under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 6 (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)		7.5	pF
562 to 577	Channel Capacitance (Input)	C <sub>INC</sub>	3012	4 (n)	V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 2-3-4-5-6-7-8-9- 16-17-18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10-19- 20-21-22-23-24-26-27)	1	7.5	pF
578	Channel Capacitance (Output)	C <sub>OC</sub>	3012	4 (0)	$V_{DD} = V_{SS} = 0$ Vdc Note 6 (Pin D/F 1) (Pin C 1)	•	120	pF
579	Propagation Delay Address to Signal OUT (Channel turning ON)	tPLH1	3003	4 (p)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ \text{R}_L = 10 \text{k}\Omega \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{\text{Pins}} \; \underline{D/F} \qquad \underline{\text{Pins}} \; \underline{C} \\ 10 \; \text{to} \; 1 & \; 12 \; \text{to} \; 1 \\ \end{array}$	-	650	ns
580	Propagation Delay Inhibit to Signal OUT (Channel turning ON)	tPLH2	3003	4 (p)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ \text{R}_L = 10 \text{k}\Omega \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{\text{Pins}} \; \underline{D/F} \qquad \underline{\text{Pins}} \; \underline{C} \\ 15 \; \text{to} \; 1 & 17 \; \text{to} \; 1 \\ \end{array}$	-	650	ns
581	Propagation Delay Channel Input to Channel Output	₹PLH3	3003	4 (q)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ V_{IN} \; (\text{All other channels}) \\ = 0 \text{Vdc} \\ R_L = 200 \text{k} \Omega \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{Pins} \; D/F \qquad \underline{Pins} \; C \\ 9 \; \text{to} \; 1 & 10 \; \text{to} \; 1 \\ \end{array}$	-	60	ns



PAGE 25

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - A.C. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
582	Propagation Delay Address to Signal OUT (Channel turning OFF)	<sup>t</sup> PHL1	3003	4 (ρ)	$\begin{array}{lll} V_{IN} \; (Under \; Test) \; = \; Pulse \\ Generator \\ V_{IL} = 0 Vdc, \; V_{IH} = 5 Vdc \\ R_L = 300 \Omega \\ V_{DD} = \; 5 Vdc, \; V_{SS} \; = \; 0 Vdc \\ Note \; 7 \\ \underline{Pins \; D/F} \qquad \underline{Pins \; C} \\ 10 \; to \; 1 & 12 \; to \; 1 \end{array}$	-	440	ns
583	Propagation Delay Inhibit to Signal OUT (Channel turning OFF)	<sup>†</sup> PHL2	3003	4 (p)	$\begin{array}{l} \text{V}_{\text{IN}} \text{ (Under Test)} = \text{Pulse} \\ \text{Generator} \\ \text{V}_{\text{IL}} = 0 \text{Vdc}, \text{ V}_{\text{IH}} = 5 \text{Vdc} \\ \text{R}_{\text{L}} = 300 \Omega \\ \text{V}_{\text{DD}} = 5 \text{Vdc}, \text{ V}_{\text{SS}} = 0 \text{Vdc} \\ \text{Note 7} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 15 \text{ to 1} \qquad 17 \text{ to 1} \\ \end{array}$	•	440	ns
584	Propagation Delay Channel Input to Channel Output	<sup>†</sup> PHL3	3003	4 (q)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} = 0 \text{Vdc}, \; V_{IH} = 5 \text{Vdc} \\ V_{IN} \; (\text{All other channels}) \\ = 0 \text{Vdc} \\ R_L = 200 \text{k} \Omega \\ V_{DD} = \; 5 \text{Vdc}, \; V_{SS} = \; 0 \text{Vdc} \\ \text{Note} \; 7 \\ \underline{\text{Pins D/F}}  \underline{\text{Pins C}} \\ 9 \; \text{to} \; 1 & \; 10 \; \text{to} \; 1 \end{array}$	-	60	ns

#### **NOTES**

GO-NO-GO Test, each pattern of Test Table 4(a).

VOH≥VDD - 0.5V VOL≤0.5V

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of IDD for the input conditions given in Table 4(b).
- 4. For characterisation during qualification, the incremental method or the method shown in Figure 4(g)(ii), which incorporates a plotter, shall apply. For procurement, the Orderer may accept that the devices are tested go-no-go to the maximum limits of Table 2. In the case that go-no-go testing is performed, it is necessary that at least one discrete value shall be measured and recordered in order that drift values may be applied. Figure 4(g)(iii) shall be used for the discrete value measurement.
- 5. This is performed as a Functional Test in which extreme VIN conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis LTPD 7, or less, with a Capacitance Bridge connected between each input under test and VSS, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).

PAGE 26

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4 (a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2		- :- :	-
2	Functional Test	-	-	4 (a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	1	1	-
3 to 18	Quiescent Current	I <sub>DD</sub>	3005	4 (b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	-	15	μА
19 to 23	Input Current Low Level Address or Inhibit	I <sub>IL</sub>	3009	4 (c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Other Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	-	-100	nA
24 to 28	Input Current High Level Address or Inhibit	ΊΗ	3010	4 (d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Other Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	-	100	nA

PAGE 27

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	CHARACTERISTICS	CVADOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINT
29 to 44	Channel Off Leakage Current (Any Channel)	l <sub>OFF1</sub>	-	4 (e)	$\begin{split} &V_{IN} \; (INHIBIT) = 15 V dc \\ &V_{IN} \; (Address \; Inputs) = 0 V dc \\ &V_{IN} \; (CHANNEL \; I/O) = 15 V dc \\ &V_{IN} \; (COMMON \; O/I) = 0 V dc \\ &V_{DD} = 15 V dc, \; V_{SS} = 0 V dc \\ &\frac{Pins \; D/F}{2 \; to \; 1} & 2 \; to \; 1 \\ & 3 \; to \; 1 & 3 \; to \; 1 \\ & 4 \; to \; 1 & 5 \; to \; 1 \\ & 5 \; to \; 1 & 6 \; to \; 1 \\ & 5 \; to \; 1 & 6 \; to \; 1 \\ & 7 \; to \; 1 & 8 \; to \; 1 \\ & 8 \; to \; 1 & 9 \; to \; 1 \\ & 9 \; to \; 1 & 10 \; to \; 1 \\ & 16 \; to \; 1 & 19 \; to \; 1 \\ & 17 \; to \; 1 & 20 \; to \; 1 \\ & 18 \; to \; 1 & 21 \; to \; 1 \\ & 19 \; to \; 1 & 22 \; to \; 1 \\ & 20 \; to \; 1 & 23 \; to \; 1 \\ & 21 \; to \; 1 & 24 \; to \; 1 \\ & 22 \; to \; 1 & 26 \; to \; 1 \\ & 23 \; to \; 1 & 27 \; to \; 1 \\ \end{split}$		-1.0	μΑ
45 to 60	Channel Off Leakage Current (Any Channel)	lOFF2	-	4 (e)	$\begin{array}{c} V_{IN} \; (INHIBIT) = 15 V dc \\ V_{IN} \; (Address \; Inputs) = 0 V dc \\ V_{IN} \; (CHANNEL \; I/O) = 0 V dc \\ V_{IN} \; (COMMON \; I/O) = 15 V dc \\ V_{DD} = 15 V dc, \; V_{SS} = 0 V dc \\ \hline \begin{array}{c} Pins \; D/F \\ 1 \; to \; 2 \\ 1 \; to \; 3 \\ 1 \; to \; 3 \\ 1 \; to \; 4 \\ 1 \; to \; 5 \\ 1 \; to \; 5 \\ 1 \; to \; 5 \\ 1 \; to \; 6 \\ 1 \; to \; 7 \\ 1 \; to \; 7 \\ 1 \; to \; 7 \\ 1 \; to \; 8 \\ 1 \; to \; 8 \\ 1 \; to \; 9 \\ 1 \; to \; 9 \\ 1 \; to \; 10 \\ 1 \; to \; 16 \\ 1 \; to \; 19 \\ 1 \; to \; 17 \\ 1 \; to \; 10 \\ 1 \; to \; 17 \\ 1 \; to \; 10 \\ 1 \; to \; 18 \\ 1 \; to \; 21 \\ 1 \; to \; 19 \\ 1 \; to \; 22 \\ 1 \; to \; 20 \\ 1 \; to \; 23 \\ 1 \; to \; 23 \\ 1 \; to \; 23 \\ 1 \; to \; 27 \\ \end{array}$		1.0	μΑ



PAGE 28

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125( + 0 - 5) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		LINIT
NO.						MIN	MAX	UNIT
61	Channel Off Leakage Current (All Channels)	lOFF3	-	4 (f)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	1.0	Αц
62	Channel Off Leakage Current (All Channels)	I <sub>OFF4</sub>		4 (f)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		-1.0	μΑ



PAGE 29

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125( + 0 - 5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
110.						MIN	MAX	UNIT
63 to 286	Channel On Resistance	R <sub>ON1</sub>		4 (g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		1300	Ω

PAGE 30

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
NO.						MIN	MAX	GIVIT
287 to 542	Channel On Resistance	R <sub>ON2</sub>		4 (g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		320	Ω

PAGE 31

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125( + 0 - 5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
543	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4 (h)	Address and Inhibit Inputs: $V_{IL} = 1.5 \text{Vdc}$ , $V_{IH} = 3.5 \text{Vdc}$ Channel Inputs: $V_{IL} = 0 \text{Vdc}$ , $V_{IH} = 5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 2-3-4-5-6-7-8-9-16-17-18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10-19-21-22-23-24-26-27)	-	0.5	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-			4.5	1	
544	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4 (h)	Address and Inhibit Inputs: $V_{IL} = 4Vdc$ , $V_{IH} = 11Vdc$ Channel Inputs: $V_{IL} = 0Vdc$ , $V_{IH} = 15Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 5 (Pins D/F 2-3-4-5-6-7-8-9-16-17-18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10-19-21-22-23-24-26-27)	-	1.5	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>				13.5	-	
545	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4 (i)	Inhibit Input at Ground. All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 12) (Pin C 14)	-0.3	-3.5	V
546	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4 (j)	Inhibit Input at Ground. All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.3	3.5	V



PAGE 32

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OTANAOTENISTIOS	STWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
1	Functional Test	-	-	4 (a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	7	-
2	Functional Test	-	•	4 (a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	·	-
3 to 18	Quiescent Current	I <sub>DD</sub>	3005	4 (b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	-	500	nA
19 to 23	Input Current Low Level Address or Inhibit	tıL	3009	4 (c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Other Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	-	-50	nA
24 to 28	Input Current High Level Address or Inhibit	lін	3010	4 (d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Other Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	-	50	nA



PAGE 33

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

110	OUADA OTEDIOTIO	0.44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	1 18 1175
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
29 to 44	Channel Off Leakage Current (Any Channel)	l <sub>OFF1</sub>	•	4 (e)	$\begin{split} &V_{IN} \; (\text{INHIBIT}) = 15 \text{Vdc} \\ &V_{IN} \; (\text{Address Inputs}) = 0 \text{Vdc} \\ &V_{IN} \; (\text{CHANNEL I/O}) = 15 \text{Vdc} \\ &V_{IN} \; (\text{COMMON O/I}) = 0 \text{Vdc} \\ &V_{ID} = 15 \text{Vdc}, \; V_{SS} = 0 \text{Vdc} \\ &\frac{\text{Pins D/F}}{2 \; \text{to} \; \; 1}  \frac{\text{Pins C}}{2 \; \text{to} \; \; 1} \\ &2 \; \text{to} \; \; 1  2 \; \text{to} \; \; 1 \\ &3 \; \text{to} \; \; 1  3 \; \text{to} \; \; 1 \\ &4 \; \text{to} \; \; 1  5 \; \text{to} \; \; 1 \\ &5 \; \text{to} \; \; 1  6 \; \text{to} \; \; 1 \\ &5 \; \text{to} \; \; 1  6 \; \text{to} \; \; 1 \\ &7 \; \text{to} \; \; 1  8 \; \text{to} \; \; 1 \\ &7 \; \text{to} \; \; 1  8 \; \text{to} \; \; 1 \\ &9 \; \text{to} \; \; 1  10 \; \text{to} \; \; 1 \\ &9 \; \text{to} \; \; 1  10 \; \text{to} \; \; 1 \\ &16 \; \text{to} \; \; 1  9 \; \text{to} \; \; 1 \\ &16 \; \text{to} \; \; 1  9 \; \text{to} \; \; 1 \\ &17 \; \text{to} \; \; 1  20 \; \text{to} \; \; 1 \\ &18 \; \text{to} \; \; 1  21 \; \text{to} \; \; 1 \\ &19 \; \text{to} \; \; 1  22 \; \text{to} \; \; 1 \\ &20 \; \text{to} \; \; 1  23 \; \text{to} \; \; 1 \\ &21 \; \text{to} \; \; 1  24 \; \text{to} \; \; 1 \\ &22 \; \text{to} \; \; 1  26 \; \text{to} \; \; 1 \\ &23 \; \text{to} \; \; 1  27 \; \text{to} \; \; 1 \\ &1 \; &1 \; &1 \; &1 \; &1 \; &1 \; &$	-	-100	nA
45 to 60	Channel Off Leakage Current (Any Channel)	lOFF2	_	4 (e)	$\begin{array}{c} V_{IN} \; (INHIBIT) = 15 V dc \\ V_{IN} \; (Address \; Inputs) = 0 V dc \\ V_{IN} \; (CHANNEL \; I/O) = 0 V dc \\ V_{IN} \; (COMMON \; I/O) \\ = 15 V dc \\ V_{DD} = 15 V dc, \; V_{SS} = 0 V dc \\ \hline \begin{array}{c} Pins \; D/F \\ 1 \; to \; 2 \\ 1 \; to \; 2 \\ 1 \; to \; 3 \\ 1 \; to \; 4 \\ 1 \; to \; 5 \\ 1 \; to \; 5 \\ 1 \; to \; 5 \\ 1 \; to \; 6 \\ 1 \; to \; 6 \\ 1 \; to \; 7 \\ 1 \; to \; 8 \\ 1 \; to \; 8 \\ 1 \; to \; 9 \\ 1 \; to \; 9 \\ 1 \; to \; 10 \\ 1 \; to \; 10 \\ 1 \; to \; 16 \\ 1 \; to \; 19 \\ 1 \; to \; 17 \\ 1 \; to \; 10 \\ 1 \; to \; 18 \\ 1 \; to \; 20 \\ 1 \; to \; 10 \\ 1 \; to \; 19 \\ 1 \; to \; 22 \\ 1 \; to \; 20 \\ 1 \; to \; 23 \\ 1 \; to \; 21 \\ 1 \; to \; 22 \\ 1 \; to \; 23 \\ 1 \; to \; 27 \\ \end{array}$		100	nA



PAGE 34

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

N10	OLIA DA OTEDIOTIO	0)/4/501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
61	Channel Off Leakage Current (All Channels)	loff3	-	4 (f)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	100	nA
62	Channel Off Leakage Current (All Channels)	l <sub>OFF4</sub>	-	4 (f)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	_	-100	nA



PAGE 35

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, - 55(+5-0) °C (CONT'D)

<del></del>						<u></u>		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.	OHAINO I ENIOTIOS	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
63 to 286	Channel On Resistance	R <sub>ON1</sub>	-	4 (g)	$\begin{array}{llllllllllllllllllllllllllllllllllll$		800	Ω



PAGE 36

ISSUE 2

### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	rių.	C = CCP)	MIN	MAX	
287 to 542	Channel On Resistance	R <sub>ON2</sub>		4 (g)	$\begin{array}{c} V_{IN} \; (\text{INHIBIT}) \; = \; 0 \text{Vdc} \\ V_{IN} \; (\text{Address Inputs}) : \\ V_{IL} \; = \; 0 \text{Vdc}, \; V_{IH} \; = \; 15 \text{Vdc} \\ I_{IN} \; = \; 100 \mu \text{Adc}, \; R_L \; = \; 10 k \Omega \\ \text{Channel Input Conditions:} \\ \text{See Test Table Figure} \\ 4(g)(i). \\ V_{DD} \; = \; 15 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Note 4} \\ \hline{\begin{array}{c} \text{Pins D/F} \\ \text{I to} \; 2 \\ \text{1 to} \; 3 \\ \text{1 to} \; 4 \\ \text{1 to} \; 5 \\ \text{1 to} \; 5 \\ \text{1 to} \; 6 \\ \text{1 to} \; 6 \\ \text{1 to} \; 7 \\ \text{1 to} \; 8 \\ \text{1 to} \; 8 \\ \text{1 to} \; 9 \\ \text{1 to} \; 10 \\ 1$		200	Ω



PAGE 37

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
543	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4 (h)	Address and Inhibit Inputs: $V_{IL} = 1.5 \text{Vdc}$ , $V_{IH} = 3.5 \text{Vdc}$ Channel Inputs: $V_{IL} = 0 \text{Vdc}$ , $V_{IH} = 5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$	-	0.5	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4 (11)	Note 5 (Pins D/F 2-3-4-5-6-7-8-9-16-17-18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10-19-21-22-23-24-26-27)	4.5	1	V
544	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	_	4 (h)	Address and Inhibit Inputs: $V_{IL} = 4Vdc$ , $V_{IH} = 11Vdc$ Channel Inputs: $V_{IL} = 0Vdc$ , $V_{IH} = 15Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$	-	1.5	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		7 (11)	Note 5 (Pins D/F 2-3-4-5-6-7-8-9- 16-17-18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10- 19-21-22-23-24-26-27)	13.5	-	•
545	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4 (i)	Inhibit Input at Ground. All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> =-10μA (Pin D/F 12) (Pin C 14)	-0.7	-3.5	V
546	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4 (j)	Inhibit Input at Ground. All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 24) (Pin C 28)	0.7	3.5	٧



PAGE 38

ISSUE 2

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4 (a) - FUNCTIONAL TEST TABLE

PATTERN						•		-	F	PΙΝ	NU	MBI	ERS	3			A.L.*						D.	C. SI	UPPLY	
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	1	2	24	
1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	,	$V_{D}$	D
2	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	-	-	
3	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0				ļ
4	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0				1
5	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0				
6	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0				
7	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0				
8	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1				Ì
9	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0				
10	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	U	0				
11		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0				
12		0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0				
13 14		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0				
15	$\begin{bmatrix} 1 \\ 1 \end{bmatrix}$	0	0	0	0 0	0	0	1 0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	<b> </b>			
16	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0				
17	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0				
18	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0				
19	1	0	0	0	0	0	0	o	0	1	0	1	0	0	0	0	0	0	0	0	1	0				
20	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0				
21	1	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0				
22	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0				
23	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1			
24	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0				
25	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0				
26	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0				
27	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0				
28	1	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0				
29	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0				
30	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0	,			
31	11	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0				
32	1	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0				
33	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0				
34	1	0	0	0	0	1	0	0	0	1 0	1	0	0	0	0	0	0	0	0	0	0	0				
35 36	$\begin{bmatrix} 1 \\ 1 \end{bmatrix}$	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	]			]
37	1 1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0				
38	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0				
39		1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0				
40	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0		Ì		
41	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0				
42	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	Ō	0	0	0	0	0				
43	1	0	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0				
44	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	<u> </u>	<u> </u>		<b>Y</b>



PAGE 39

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4 (a) - FUNCTIONAL TEST TABLE (CONT'D)

PATTERN							<del></del>		1	ΡN	NU	MBI	ERS	3	-			<del></del>					D.	C. SL	JPPLY
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	1	2	24
45	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0		$V_{DD}$
46	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0.	0	0	0	0	0	1		1
47	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
48	1	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0			
49	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
50	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0			
51	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
52	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	0	0			
53	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			ļ
54	1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0			
55	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
56	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0			
57	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
58	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0			
59	1	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0			<b>\</b>
60	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0			·
61	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0			
62	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0			
63	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0			
64	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0			
65	1	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0	0	0	0	0	0	0			
66	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0			
67	1	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0			
68		1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0			
69		0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0			
70	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
71		0	1	0	0	0	0	0	0	0	1	0	1 0	0	0	0	0	0	0	0	0	0			
72 72		0	0	0	0	0	1	0	0	0	1	0		0	0	0	0	0	_		_	0			
73 74		0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	1 1		
74 75	$\begin{bmatrix} 1 \\ 1 \end{bmatrix}$	0	0	0	0	0	0 n	0	0	0	1	1	1	0	0	1	0 0	0	0 0	0	0	0			
76 76	1	0	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0			
77	1	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	[		
78		1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0			
79	1	o	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0			
80		1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0			
81	11	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0			
82		1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0			
83	H	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0			
84	1	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0			
85	L	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0			
86	1	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	o			
87	1	0	0	0	0	0	o	0	0	1	1	0	1	1	0	0	0	0	0	0	0	0			$\downarrow$
88	1	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	۱ ۱	1	▼



PAGE 40

ISSUE 2

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4 (a) - FUNCTIONAL TEST TABLE (CONT'D)

PATTERN									F	PIN	NU	MBI	ERS	;	******					_			D.C	C. SUF	PPLY
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	1	2	24
89	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0		$V_{\mathrm{DD}}$
90	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0.	0 :	٠0	0	1	0	1		1
91	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1			
92	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0			
93	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1			
94	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			
95	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0			
96	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0			
97	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1			
98	1	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0			
99	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1			
100	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
101	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1			
102	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
103	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0			
104	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
105	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0			
106	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
107	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0			
108	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
109	1	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0			
110	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
111	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0			
112	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0			
113		0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0			
114		0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1			ļ
115		0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0			
116		0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0			
117		0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0			}
118	$\begin{bmatrix} 1 \\ 1 \end{bmatrix}$	0	0	0	0	0	1	0	0	0	1	0	0 0	0	0	0	0	0	0	0	0 0	0 0			
119 120	1	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0			
121	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0			
122	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0			
123	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0			
124	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0			
125	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
126	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0			
127	1	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0			
128	1	0	0	0	ō	0	0	0	0	1	1	1	0	0	Ó	0	0	0	1	0	0	0			
129	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0			
130	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0			
131	1	0	0	0	0	0	0	0	0	1	1	1	0	1	0	0	0	0	0	0	0	0	]		
132	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0	L \	<b>/</b>	₩



PAGE 41

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4 (a) - FUNCTIONAL TEST TABLE (CONT'D)

PATTERN		<del></del>								PIN	NU	мв	ERS	3					_				D.C.	SUPPL	Υ .
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	12	2	24
133	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0	0	V	DD
134	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1.	0	0	0	0	0	1		1
135	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			
136	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0			1
137	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			
138	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1			
139	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			
140	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
141	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			
142	1	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0			
143	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			
144	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0			
145	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			
146	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0			
147	1	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0	l i		
148	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0			
149	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
150	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0			
151	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	1		
152	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0	ll		
153	1	0	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0	0	0	0	0	0			
154	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0			
155	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0	1		Ì
156	1	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0			ĺ
157	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0	<b>I</b>		-
158	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			1
159	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0			
160	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0	1		
161		0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0			
162		0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0			
163		0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0	<b>l</b>		
164	1	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0			
165	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0			1
166		0	0	0	0	0	0	0	0	1	1	1	1	0	1 0	0	0	0	0	0	0	0			
167	$\begin{bmatrix} 1 \\ 1 \end{bmatrix}$	0	0	0	0	0	0	0	0	0	1	1	1 1	0	1	1	0	0	0	0	0	0			1
168 169		0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0			
170		0	0	0	0	0	0	0	0	1	0 1	1	1	0	1	0	0	0	0	0	0	0	[		
170		0	0	0	0	0	0	0	0	1 1	1	1	0	0	0	0	0	0	1	0	0	0			
171	1	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0			
173	ľ	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0			
173	1	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0			
175	ľ	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0	0			
176	L	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0	₩		₩
1/6	1.	U		U	U	<u> </u>					- 1	<u>_</u> _	ı							<u> </u>			<u> </u>		

PAGE 42

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4 (a) - FUNCTIONAL TEST TABLE (CONT'D)

#### NOTES

- 1. Figure 4 (a) illustrates one series of Test Patterns. Any other test pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Test Set-up:
  - Common Switch Output connected to V<sub>DD</sub> supply.
  - Switch Inputs connected individually through  $33k\Omega$  to  $V_{SS}$  supply and to the digital comparator and through  $100k\Omega$  at  $V_{DD}$  = 3Vdc.
- 3. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

#### FIGURE 4 (b) - QUIESCENT CURRENT TEST TABLE

PATTERN								<del>", · · · · · ·</del>		PΙΝ	NU	мв	ERS	3									D.	C. S	SUPPLY
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	1	2	24
1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		$V_{DD}$
2	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1		
3	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0			
4	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0			
5	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0			
6	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0			
7	1	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0			
8	1	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	0			
9	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1		
10	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0			
11	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0	0			ĺ
12	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	0			
13	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0			
14	1	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	0	0			ł
15	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	0	0			
16	1	0	0	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0	0			
VR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<b>Y</b>		Ψ

#### **NOTES**


- 1. Figure 4 (b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

PAGE 43

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(c) - INPUT CURRENT LOW LEVEL



#### **NOTES**

1. Each input to be tested separately.

### FIGURE 4(d) - INPUT CURRENT HIGH LEVEL



#### **NOTES**


1. Each input to be tested separately.

PAGE 44

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(e) - CHANNEL OFF LEAKAGE CURRENT



#### **NOTES**

1. Each output to be tested separately.

#### FIGURE 4(f) - CHANNEL TOTAL OFF LEAKAGE CURRENT



#### **NOTES**

1. Each output to be tested separately.



PAGE 45

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4 (g)(i) - TEST TABLE FOR CHANNEL ON RESISTANCE

<b></b>									1	NPl	JT C	CON	DITI	ONS	6 (P	IN N	UMI	BER	S)				NOTEO
TEST NO.	INH.	А	DDF	RES	S						СН	ANI	1EL	NUN	иве	RS						Z	NOTES 1, 2 & 3
		Α	В	С	D	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		,
1	0	0	0	0	0	0									٠							V <sub>IS</sub>	
2		1	0	0	0		0																
3		0	1	0	0			0															
4		1	1	0	0				0														
5		0	0	1	0					0													
6		1	0	1	0	l					0												
7		0	1	1	0							0											
8		1	1	1	0								0										
9		0	0	0	1	l								0									
10		1	0	0	1										0								
11		0	1	0	1	1										0							1
12		1	1	0	1												0						
13		0	0	1	1	ŀ												0					
14		1	0	1	1														0				
15		0	1	1	1															0			
16	1	1	1	1	1																0	<b>\</b> \	•
17		0	0	0	0	$V_{IS}$																0	
18		1	0	0	0		$V_{IS}$	;														1 1	
19		0	1	0	0			$V_{IS}$															
20		1	1	0	0				VIS													1 1	
21		0	0	1	0					VIS													
22		1	0	1	0						VIS												
23		0	1	1	0	ł						Vis											
24		1	1	1	0								VIS										
25		0	0	0	1									VIS									
26		1	0	0	1										Vis	;							
27		0	1	0	1											$V_{1S}$	•						
28		1	1	0	0												$V_{1S}$	3					
29		0	0	1	1													$V_{iS}$	5				
30		1	0	1	1														$V_{1S}$	ì			
31		0	1	1	1															VIS	3		
32	] \	1	1	1	1																Vis	<u> </u>	<u> </u>



PAGE 46

ISSUE 2

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4 (g)(i) - TEST TABLE FOR CHANNEL ON RESISTANCE (CONTINUED)

#### **NOTES**

- 1. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 2. For V<sub>IS</sub> the following notes apply:-

 $V_{IN} = 1.5V$ , 1.9V, 2.3V, 2.7V, 3.3V, 3.7V, 4.1V, (ii) R<sub>ON</sub> 5V:


 $V_{OUT} = V_{IN}$  - 200mV (iii) R<sub>ON</sub> 15V:  $V_{IN}$  = 1.5V, 1.9V, 2.3V, 2.7V, 13.3V, 13.7V, 14.1V, 14.5V,  $V_{OUT} = V_{IN} - 200 \text{mV}$ 

PAGE 47


ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(g)(ii) - CHANNEL ON RESISTANCE



#### FIGURE 4(g)(iii) - CHANNEL ON RESISTANCE






PAGE 48

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(h) - INPUT VOLTAGE HIGH AND LOW LEVEL




#### **NOTES**

1. I<sub>I</sub> <2µA for all OFF Channels.

#### FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

#### FIGURE 4(i) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 49

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



#### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



#### **NOTES**

1. Each input to be tested separately.




PAGE 50

ISSUE 2

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(m) - INPUT CAPACITANCE, ADDRESS AND INHIBIT



#### **NOTES**

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

#### FIGURE 4(n) - CHANNEL INPUT CAPACITANCE



#### **NOTES**


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 51

ISSUE 2

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(o) - CHANNEL OUTPUT CAPACITANCE



#### **NOTES**

- 1. Each output to be tested separately.
- 2. f = 100kHz to 1MHz.




PAGE 52


ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4 (p) - PROPAGATION DELAY, INHIBIT OR ADDRESS INPUTS TO CHANNEL ON OR OFF



#### **VOLTAGE WAVEFORMS**



**NOTES** 1. Pulse Generator -  $V_P = V_{DD}$ ,  $t_f$  and  $t_f \le 15$ ns, f = 500kHz.




PAGE 53


ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4 (q) - PROPAGATION DELAY, CHANNEL OR COMMON IN TO COMMON OR CHANNEL OUT



#### **VOLTAGE WAVEFORMS**



**NOTES** 1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns, f = 500kHz.



PAGE 54

ISSUE 2

#### **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 18	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	nA
Note (1)	Channel on Resistance	R <sub>ON1</sub>	As per Table 2	As per Table 2	±50	Ω
Note (2)	Channel on Resistance	R <sub>ON2</sub>	As per Table 2	As per Table 2	± 15	Ω
545	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	V
546	Threshold Voltage P-Channel	V <sub>THP</sub>	- As per Table 2	As per Table 2	± 0.3	V

#### **NOTES**

1. Test Numbers: 63, 68, 73, 78, 83, 88, 93, 175, 180, 185, 190, 195, 200, 205.

2. Test Numbers: 278, 292, 297, 302, 307, 312, 317, 322, 415, 420, 425, 430, 435, 440, 445, 450.



PAGE 55

ISSUE 2

#### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0 -5)	°C
2	Outputs - (Pins D/F 2-3-4-5-6-7-8-9-16-17- 18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10-19-20- 21-22-23-24-26-27)	V <sub>CH</sub>	V <sub>DD</sub>	Vdc
3	Common Out/In (Pin D/F 1) (Pin C 1)	V <sub>СОМ</sub>	Ground	Vdc
4	Inputs - (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>	15 :	Vdc
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Common OUT/IN Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

#### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0 -5)	°C
2	Outputs - (Pins D/F 2-3-4-5-6-7-8-9-16-17- 18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10-19-20- 21-22-23-24-26-27)	V <sub>CH</sub>	Ground	Vdc
3	Common In/Out (Pin D/F 1) (Pin C 1)	V <sub>COM</sub>	Ground	Vdc
4	Inputs - (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	V <sub>IN</sub>	V <sub>SS</sub>	Vdc
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	Ground	Vdc

### **NOTES**

1. Common OUT/IN Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 56

ISSUE 2

### TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 + 0 -5	°C
2	Outputs - (Pins D/F 2-3-4-5-6-7-8-9-16-17- 18-19-20-21-22-23) (Pins C 2-3-5-6-7-8-9-10-19-20- 21-22-23-24-26-27)	V <sub>CH</sub>	V <sub>DD</sub>	Vdc
3	Common OUT/IN (Pin D/F 1) (Pin C 1)	V <sub>СОМ</sub>	Ground	Vdc
4	Inputs - (Pins D/F 10-11-13-14-15) (Pins C 12-13-15-16-17)	V <sub>IN</sub>	V <sub>GEN</sub>	Vdc
7	Pulse Voltage (Binary Counter)	$V_{\sf GEN}$	0 to V <sub>DD</sub>	Vac
8	Pulse Frequency Binary Counter Square Wave	f	500k	Hz
10	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>		Vdc
11	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	Ground	Vdc

# **NOTES**


1. Common OUT/IN Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 57


ISSUE 2

#### FIGURE 5 (a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 58

ISSUE 2

# FIGURE 5 (c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'C'

PAGE 59

#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 60

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		0) 41 47 0	SPEC. AND/OR	TEST	CHANGE			UNIT
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	LIMITS (Δ)	MIN MAX		
1	Functional Test	-	As per Table 2	As per Table 2		-	-	-
3 to 18	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	-	-	nA
19 to 23	Input Current Low Level Address or Inhibit	I <sub>IL</sub>	As per Table 2	As per Table 2	•	-	-50	nA
24 to 28	Input Current High Level Address or Inhibit	Ιн	As per Table 2	As per Table 2	-	-	50	nA
29 to 44	Channel Off Leakage Current (Any Channel)	l <sub>OFF1</sub>	As per Table 2	As per Table 2	-	-	-100	nA
45 to 60	Channel Off Leakage Current (Any Channel)	l <sub>OFF2</sub>	As per Table 2	As per Table 2	-	-	100	nA
61	Channel Off Leakage Current (All Channels)	l <sub>OFF3</sub>	As per Table 2	As per Table 2	•	-	100	nA
62	Channel Off Leakage Current (All Channels)	l <sub>OFF4</sub>	As per Table 2	As per Table 2	-	-	-100	nA
63 to 286	Channel On Resistance	R <sub>ON1</sub>	As per Table 2	As per Table 2	±50	-	-	Ω
287 to 542	Channel On Resistance	R <sub>ON2</sub>	As per Table 2	As per Table 2	± 15	-	-	Ω
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>			-	-	0.5	
543	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	4.5	-	V
545	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	V
546	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	-	-	V



Rev. 'C'

PAGE 61 ISSUE 2

Page 1 of 1

# **APPENDIX 'A'**

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		