

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 4-BIT LATCH/4-TO-16-LINE DECODER,

BASED ON TYPE 4514B

ESCC Detail Specification No. 9408/012

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 43

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 4-BIT LATCH/4-TO-16-LINE DECODER,

BASED ON TYPE 4514B

ESA/SCC Detail Specification No. 9408/012

space components coordination group

lssue/Rev.		Approved by			
	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 2	April 1992	To no mens	totato		
Revision 'A'	November 1994	Tomores	Houm		
Revision 'B'	April 2001	Sa mitt	Am		



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
			des Issue 1 and incorporates all modifications defined in a 1 and the following DCR's:-	
		Cover Page		None
		DCN		None
		Para. 1.10	: Last sentence rewritten to include ESD Class and Minimum Critical Path Failure Voltage	23385
		Table 1(a)	: Table amended	22398
		Table 1(b)	: Lead Material and/or Finish amended	23465 22314
		Table 1(b)	: No. 9, package soldering temperatures changed : Notes - Note 6 added	22314 22314
		Figure 2(a)	: Table corrected	23247/
		riguro z(u)		23270
		Figure 2(b)	: "CKT A" deleted from Title	22398
		Figure 2(c)	: Figure deleted in toto	22398
		Figure 2(d)	: Title amended to "2(c)"	22398
			: Table corrected	23247
		Notes to Figures		22398
		Figure 3(a) Figure 3(b)	: Right hand drawing moved to Figure 3(d) : In Table, column headings amended and Notation	23517 23517
		rigure S(b)	standardised	20017
			: Note deleted and new Note added	23517
		Figure 3(c)	: Entry deleted and drawing from Figure 3(d) added	23517
		Figure 3(d)	: Drawing transferred to Figure 3(c) and Right Hand drawing from Figure 3(a) added	23517
		Figure 3(e)	: Figure corrected	23517
		Para. 4.2.2	: Deviation deleted, "None." added	22360/
		Para. 4.2.4	: Deviation deleted, "None." added	21048 22919
		Para. 4.2.4 Para. 4.2.5	: Deviation deleted, "None." added	22919
		Para. 4.4.2	: Material Type and Finishes amended	23465
		Para. 4.5.2	: Third sentence amended to read "2(c)."	22398
		Para. 4.5.3	: Variant Level amended	23517
		Tables 2, 3(a), (b)	: Where applicable, Conditions format standardised	23517
			: Nos. 1 and 2, in Conditions, "dc" added to voltage	23517
		Table 2	: Nos. 134 and 135, I _{SS} and I _{DD} values amended	23469
			: Nos. 136 to 141, Limits column amended	22398 22398
			: Nos. 142 to 147, "CKT A" deleted from first measurement and "CKT B" entry deleted in toto	22030
			: Nos. 154 to 159, in Conditions, "V _{IN} (Strobe)=5Vdc" added	23517
			: No. 158, in Conditions, "5Vcs" corrected to "5Vdc"	23517
			: No. 159, in Conditions, V _{IN} (All Other Inputs) corrected to "0Vdc"	1
		Figure 4(c)	: In drawing, "Remaining Inputs" corrected	23517
		Figure 4(e)	: In drawing, "All Other Inputs" added	23517
		Figure 4(f), (h)	: Input to V _{SS} marked "Inhibit Input" added	23517
		Figure 4(g)	: "Inhibit Input" connected to "V _{DD} "	23517
		Figure 4(g), (h)	: Output circuits amended	23076



PAGE 2A

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		Figure 4(i), (j): "Strobe Input" added to Grounded connectionFigure 4(j): "V _{THN} " corrected to "V _{THP} "Figure 4(n): Timing Waveforms correctedTables 5(a), (b): Titles amended: No. 5, Pin Number corrected to "24": No 6, Pin Number corrected to "12"Figures 5(a), (b): Titles amendedParas. 4.8.4 and 4.8.5:Reference to Table and Figure amended to "5(c)"Table 6: Nos. 68 to 83, "N-Channel" added to Characteristics	23517 23517 23162 23162 23517 23517 23162 23517 23517
'A'	Nov. '94	 P1. Cover Page P2A. DCN P6. Table 1(a) : Lead Material and/or Finish amended P16. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Finish, Types amended 	None None 221049 23539 221049
'B'	Apr. '01	P1. Cover Page : Page count increased by 1 P2A. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(a) : Variants 08 and 09 added Table 1(b) : No. 8, Maximum temperature amended P9. Figure 2(c) : In the drawing, Pin No. 28 location corrected P10. Notes to Figures : Title amended : Note 1 rewritten P10. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand drawing Title amended : 'SO'' added to comparison Titles P16. Para. 4.3.2 : SO package added to the text Para. 4.4.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.5.6 : Last sentence added P41. Para. 4.8.6 : Last sentence added P43. Appendix 'A' : Appendix added	221602 None 221602 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221562 221602 221602



ISSUE 2

TABLE OF CONTENTS

1.1 Scope 1.2 Component Type Variants 1.3 Maximum Ratings 1.4 Parameter Derating Information 1.5 Physical Dimensions 1.6 Pin Assignment 1.7 Truth Table 1.8 Circuit Schematic 1.9 Functional Diagram 1.10 Handling Precautions 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Burn-in Tests 4.2.4 Deviations from Burn-in Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 4.4 Materials and Finishes	555555555
 1.2 Component Type Variants 1.3 Maximum Ratings 1.4 Parameter Derating Information 1.5 Physical Dimensions 1.6 Pin Assignment 1.7 Truth Table 1.8 Circuit Schematic 1.9 Functional Diagram 1.10 Handling Precautions 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2 Deviations from Special In-process Controls 4.2 Deviations from Special In-process Controls 4.2 Deviations from Burn-in Tests 4.3 Deviations from Company Environmental and Endurance Tests 4.3 Mechanical Requirements 4.3 Dimension Check 4.3.2 Weight 	5 5 5 5 5 5 5 5 5 5 5 5 5 5
 1.4 Parameter Derating Information 1.5 Physical Dimensions 1.6 Pin Assignment 1.7 Truth Table 1.8 Circuit Schematic 1.9 Functional Diagram 1.10 Handling Precautions 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.3 Deviations from Qualification, Environmental and Endurance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	5 5 5 5 5 5 5 5 5 5
 Physical Dimensions Pin Assignment Truth Table Gircuit Schematic Functional Diagram Handling Precautions Input Protection Network APPLICABLE DOCUMENTS TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS General General Deviations from Generic Specification Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification, Environmental and Endurance Tests Deviations from Lot Acceptance Tests Mechanical Requirements Umeral Network Deviations from Lot Acceptance Tests Mechanical Requirements Weight 	5 5 5 5 5 5 5 5
 1.6 Pin Assignment 1.7 Truth Table 1.8 Circuit Schematic 1.9 Functional Diagram 1.10 Handling Precautions 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Burn-in Tests 4.2.3 Deviations from Qualification, Environmental and Endurance Tests 4.2 Deviations from Qualification, Environmental and Endurance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	5 5 5 5 5 5
 1.7 Truth Table 1.8 Circuit Schematic 1.9 Functional Diagram 1.10 Handling Precautions 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Burn-in Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	5 5 5 5 5
 1.8 Circuit Schematic 1.9 Functional Diagram 1.10 Handling Precautions 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2 Deviations from Burn-in Tests 4.2 Deviations from Qualification, Environmental and Endurance Tests 4.2 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	5 5 5 5
 1.9 Functional Diagram 1.10 Handling Precautions 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Qualification, Environmental and Endurance Tests 4.2.4 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	5 5 5
 1.10 Handling Precautions 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3.1 Dimension Check 4.3.2 Weight 	5 5
 1.11 Input Protection Network 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	5
 2. APPLICABLE DOCUMENTS 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	
 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	4 -
 4. REQUIREMENTS 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
 4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
 4.2 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
 4.2.2 Deviations from Final Production Tests 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
 4.2.4 Deviations from Qualification, Environmental and Endurance Tests 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
 4.2.5 Deviations from Lot Acceptance Tests 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
 4.3 Mechanical Requirements 4.3.1 Dimension Check 4.3.2 Weight 	15
4.3.1 Dimension Check4.3.2 Weight	16
4.3.2 Weight	16
	16
4.4 Materials and Finishes	16
4.4.1 Case	16 16
4.4.1 Case 4.4.2 Lead Material and Finish	16
4.5 Marking	16
4.5.1 General	16
4.5.2 Lead Identification	16
4.5.3 The SCC Component Number	17
4.5.4 Traceability Information	17
4.6 Electrical Measurements	17
4.6.1 Electrical Measurements at Room Temperature	17
4.6.2 Electrical Measurements at High and Low Temperatures	17
4.6.3 Circuits for Electrical Measurements	17
4.7 Burn-in Tests	17
4.7.1 Parameter Drift Values	17
4.7.2 Conditions for H.T.R.B. and Burn-in	17
4.7.3 Electrical Circuits for H.T.R.B. and Burn-in	17
4.8 Environmental and Endurance Tests	41
4.8.1 Electrical Measurements on Completion of Environmental Tests	41
4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests	41 41
4.8.3 Electrical Measurements on Completion of Endurance Tests4.8.4 Conditions for Operating Life Test	41 41
4.8.5 Electrical Circuits for Operating Life Tests	41
4.8.6 Conditions for High Temperature Storage Test	

ESA/SCC Detail Specification No. 9408/012 Rev. 'B' ISSUE 2

TABLES

<u>Page</u>

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	36
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Conditions for Burn-in Dynamic	38
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	42

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
3(e)	Input Protection Network	14
4	Circuits for Electrical Measurements	30
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Electrical Circuit for Burn-in Dynamic	40
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	43



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 4-Bit Latch/4-to-16-Line Decoder, having fully buffered outputs, based on Type 4514B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT_TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.i.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± l _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6


NOTES

- 1. Device is functional from + 3V to + 15V with reference to V_{SS} .
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 24-PIN



CVMPOI	MILLIM	MILLIMETRES	
SYMBOL	MIN	MAX	NOTES
A	10.70	11.30	
В	15.30	15.70	
С	1.45	1.90	
D	0.23	0.30	
E	13.84	14.10	
F	1.22	1.32	4
G	0.45	0.55	3
н	7.25	8.25	
L	25.00	28.00	
N	7.00	TYPICAL	
Q	0.45	0.55	2



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



DIMENSIONS	MILLIM	ETRES	NOTES
DIMENDIONO	MIN	MAX	NOTES
A A1 B C C1	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

1. Index area; a notch, letter, metallised tab or dot shall be located adjacent to Pin 1 or 2 and shall be within the shaded area shown.


For chip carrier packages the index shall be as defined in Figure 2(c).

For SO packages, a dot shall also be located adjacent to Pin 1 on the bottom of the package.

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 24 pin packages : 22 spaces 28 terminal packages : 16 spaces
- 5. Index corner only.
- 6. Three non-index corners.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)







FIGURE 3(a) - PIN ASSIGNMENT



CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

 FLAT PACKAGE, SO AND

 DUAL-IN-LINE PIN OUTS
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24

 CHIP CARRIER PIN OUTS
 1
 2
 3
 5
 6
 7
 8
 9
 10
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24

 CHIP CARRIER PIN OUTS
 1
 2
 3
 5
 6
 7
 8
 9
 10
 12
 13
 14
 15
 16
 17
 19
 20
 21
 22
 23
 24
 26
 27
 28



FIGURE 3(b) - TRUTH TABLE

INHIBIT	D	ΑΤΑ ΙΙ	NPUTS	3	SELECTED OUTPUT = H
ווסוחעוו	4	3	2	1	(STROBE = H)
L	L	L	L	L	S0
L	L	L	L	н	, S1
L	L	L	н	L	S2
L	L	L	н	н	S3
L	L	Н	L	L	S4
L	L	н	L	н	S5
Ł	L	н	н	L	S6
L	L	н	н	н	S7
L	Н	L	L	L	S8
L	н	L	L	н	S9
L	н	L	н	L	S10
L	н	L	н	н	S11
L	Н	н	L	L	S12
L L	н	н	L	н	S13
L	н	н	н	L	S14
L	н	н	н	н	S15
Н	Х	Х	Х	Х	ALL OUTPUTS = L

<u>NOTES</u>

1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.





FIGURE 3(c) - CIRCUIT SCHEMATIC





ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- VIC Input Clamp Voltage
- PDSO Single Output Power Dissipation
- CKT Circuit

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 Deviations from Final Production Tests (Chart II) None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at + 125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 4.25 grammes for the dual-in-line package, 1.55 grammes for the flat package, 1.1 grammes for the SO package and 0.79 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.2.5 Deviauons from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 4.25 grammes for the dual-in-line package, 1.55 grammes for the flat package, and 0.79 grammes for the chip carrier package

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1 The pin numbering must be read with the index or tab on the left-hand side For chip carrier packages, the index shall be as defined by Figure 2(c)



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

		<u>940801201B</u>
Detail Specification Number		
Type Variant, as applicable	<u></u>	
Testing Level (B or C, as appropriate)		

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Notes 1 and 2	-	-	-
3 to 23	Quiescent Current	l _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 24) (Pin C 28)	-	1.0	μА
24 to 29	Input Current Low Level	ι _{ιL}	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0Vdc$ $V_{IN} \text{ (All Other Inputs)}$ $= 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	-50	nA
30 to 35	Input Current High Level	lн	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ = 0 Vdc $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	50	nA
36 to 51	Output Voltage Low Level	V _{OL}	3007	4(e)	Latch Under Test: V_{IN} (Inhibit Input) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	0.05	V

NOTES: See Page 23.



ESA/SCC Detail Specification

No. 9408/012

PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	3 TMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
52 to 67	Output Voltage High Level	V _{OH}	3006	4(f)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 15Vdc, V_{IL} = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	14.95	-	V
68 to 83	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Latch Under Test: V_{IN} (Inhibit Input) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	0.51	-	mA
84 to 99	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Latch Under Test: V_{IN} (Inhibit Input) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	3.4	-	mA
100 to 115	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 5Vdc, V_{IL} = 0Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	-0.51	-	mA



PAGE 20 ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
116 to 131	Output Drive Current P-Channel	IOH2	-	4(h)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 15Vdc, V_{IL} = 0Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-3.4		mA
132	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}		4(a)	$V_{IL} = 1.5 Vdc$ $V_{IH} = 3.5 Vdc$ $V_{DD} = 5 Vdc, V_{SS} = 0 Vdc$ Note 5 (Pins D/F 4-5-6-7-8-9-10-	4.5	-	v
132	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(1113 D/1 4-3-07-0-3-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	0.5	v
133	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}		4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-	13.5	-	~
100	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}		-+(a)	(Fins D7 4-3-67-8-3-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	1.5	v
134	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Strobe Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 12) (Pin C 14)	-0.7	-3.0	V

NOTES: See Page 23.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
135	Threshold Voltage P-Channel	VTHP	-	4(j)	Strobe Input at Ground: All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.7	3.0	V
136 to 141	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100µA V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	-2.0	V
142 to 147	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(!)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	3.0	-	V

NOTES: See Page 23



PAGE 22

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
148 to 153	Input Capacitance	C _{IN}	3012	4(m)	V_{IN} (Not under Test) = 0Vdc $V_{DD} = V_{SS} = 0Vdc$ Note 6 (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	7.5	рF
154	Propagation Delay Low to High (Data 1 to S0)	t₽LH1	3003	4(n)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN}(\text{Strobe}) = 5\text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ $= 0\text{Vdc}$ $V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc}$ Note 7 $\underline{Pins D/F}$ $\underline{Pins C}$ $2 \text{ to } 13$	_	920	ns
155	Propagation Delay Low to High (Inhibit to S0)	tplH2	3003	4(n)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN}(\text{Strobe}) = 5\text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ $= 0\text{Vdc}$ $V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc}$ Note 7 $\frac{\text{Pins D/F}}{23 \text{ to } 11} \frac{\text{Pins C}}{27 \text{ to } 13}$	-	450	ns
156	Propagation Delay High to Low (Data 1 to S0)	tphl1	3003	4(n)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN}(\text{Strobe}) = 5\text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ $= 0\text{Vdc}$ $V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc}$ Note 7 $\frac{\text{Pins D/F}}{2 \text{ to } 11} \frac{\text{Pins C}}{2 \text{ to } 13}$	-	920	ns
157	Propagation Delay High to Low (Inhibit to S0)	tphl2	3003	4(n)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN}(\text{Strobe}) = 5\text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ $= 0\text{Vdc}$ $V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc}$ Note 7 $\frac{\text{Pins D/F}}{23 \text{ to } 11} \frac{\text{Pins C}}{27 \text{ to } 13}$	-	450	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
158	Transition Time Low to High	tтıн	3004	4(n)	$V_{IN} (Under Test) = Pulse$ Generator $V_{IN}(Strobe) = 5Vdc$ $V_{IN} (All Other Inputs)$ = 0Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 7 (Pin D/F 11) (Pin C 13)	-	150	ns
159	Transition Time High to Low	t _{THL}	3004	4(n)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN}(\text{Strobe}) = 5\text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ $= 0\text{Vdc}$ $V_{DD} = 5\text{Vdc}, V_{SS} = 0\text{Vdc}$ Note 7 (Pin D/F 11) (Pin C 13)	-	150	ns

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a). $V_{OH} \ge V_{DD} 0.5Vdc$ $V_{OL} \le 0.5Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 24

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 23	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 24) (Pin C 28)	-	3.0	μА
24 to 29	Input Current Low Level	l _{iL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	1	-100	nA
30 to 35	Input Current High Level	lін	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-3-21-22-23)} \\ \text{(Pins C 1-2-3-24-26-27)} \end{aligned}$	-	100	nA
36 to 51	Output Voltage Low Level	V _{OL}	3007	4(e)	Latch Under Test: V_{IN} (Inhibit Input) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	0.05	V

NOTES: See Page 23.



ESA/SCC Detail Specification

No. 9408/012

PAGE 25

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STINDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
52 to 67	Output Voltage High Level	V _{OH}	3006	4(f)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 15Vdc, V_{IL} = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	14.95	-	V
68 to 83	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Latch Under Test: V_{IN} (Inhibit Input) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	0.36	-	mA
84 to 99	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Latch Under Test: V_{IN} (Inhibit Input) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	2.4	-	mA
100 to 115	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 5Vdc, V_{IL} = 0Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	-0.36	-	mA



ESA/SCC Detail Specification

No. 9408/012

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
116 to 131	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 15Vdc, V_{IL} = 0Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-2.4		mA
132	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}		4(0)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-	4.5	-	v
132	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pin's D/1 4-3-07-8-3-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	0.5	v
133	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}		4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-	13.5	-	V
133	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	4(a)	(Fins D) 4-3-07-3-3-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	1.5	v
134	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Strobe Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 12) (Pin C 14)	-0.3	-3.5	V
135	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Strobe Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.3	3.5	V



PAGE 27

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 23	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 24) (Pin C 28)	-	1.0	μΑ
24 to 29	Input Current Low Level	ιL	3009	4(c)	$V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)$	-	-50	nA
30 to 35	Input Current High Level	Цн	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ = 0 Vdc $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-3-21-22-23) (Pins C 1-2-3-24-26-27)	-	50	nA
36 to 51	Output Voltage Low Level	V _{OL}	3007	4(e)	Latch Under Test: V_{IN} (Inhibit Input) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	0.05	V

NOTES: See Page 23.



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SVMROI	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
52 to 67	Output Voltage High Level	V _{OH}	3006	4(f)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 15Vdc, V_{IL} = 0Vdc V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	14.95	-	V
68 to 83	Output Drive Current N-Channel	I _{OL1}	-	4(g)	Latch Under Test: V_{IN} (Inhibit Input) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	0.64	-	mA
84 to 99	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Latch Under Test: V_{IN} (Inhibit Input) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	4.2	-	mA
100 to 115	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 5Vdc, V_{IL} = 0Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12-13- 15-16-17-19-20-21-22-23)	-0.64	-	mA



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
116 to 131	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Latch Under Test: V_{IN} (Inhibit Input) = 0Vdc V_{IH} = 15Vdc, V_{IL} = 0Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 4-5-6-7-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-4.2	-	mA
132	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}		4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-	4.5	-	v
lnp Hig (No	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}		4(a)	(Pins D/ 4-3-67-8-9-10- 11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	0.5	v
133	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}		4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 4-5-6-7-8-9-10-	13.5	-	V
100	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}		4(a)	(11-13-14-15-16-17-18-19- 20) (Pins C 5-6-7-8-9-10-12- 13-15-16-17-19-20-21-22- 23)	-	1.5	J
134	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Strobe Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 12) (Pin C 14)	-0.7	-3.5	V
135	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Strobe Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN	PIN NUMBERS											D.C.	SUPPLY											
NO.	1	2	3	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	21	22	23	12	24
0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	V _{SS}	V _{DD}
1	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0.	0	0	0	0	0	0)
2	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0		
3	1	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
4	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0		
5	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0		
6	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0		
7	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0		
8	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0		
9	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0		
10	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0		
11	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0		
12	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0		
13	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0		
14	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1	0	1	
15	1	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	0		
16	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1		
17	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1		
18	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1		
19	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1		
20	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1		
ູ 21	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1		
22	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
23	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1		
24		1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1		
25		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1		
26	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1		
27	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1		
28	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
29	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
30	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
31		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
32	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0		0		
33	0	1	1	0	0	0	0	0	0	0	1		0	0	0	0	0	0	0		1	0		
34	1	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	0		
35	0	1	1	0	0	0	0	0	0	0	0		0	1	0	0	0	0	0	1	1	0		J.
36	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0		V

NOTES

- 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

					_					PIN	NU	MB	ERS	1									D.C. S	UPPLY	
PATTERN NO.			NP	JTS	5		OUTPUTS															,			
	1	2	3	21	22	23	4	5	6	7	8	9	10	11	13	14	15	16	17	18	19	20	12	24	
0	1	0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	V _{SS}	V _{DD}	
1	1	1	0	0	0	0	Х	Х	Х		Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X			
2	1	0	1	0	0	0	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
3	1	1	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
4	1	0	0	1	0	0	х	Х	Х	Х	х	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
5	1	1	0	1	0	0	х	Х	Х	Х	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
6	1	0	1	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
7	1	1	1	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Х			
8	1	0	0	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
9	1	1	0	0	1	0	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
10	1	0	1	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X			
11	1	1	1	0	1	0	X	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	Х			
12	1	0	0	1	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
13	1	1	0	1	1	0	X	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
14	1	0	1	1	1	0	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
15	1	1	1	1	1	0	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	1		
16	1	1	1	1	1	1	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
17	1	0	0	0	0	1	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
18	0	0	0	0	0	0	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
19	0	1	1	1	1	0	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х			
20	0	0	0	0	0	0	Х	Х	Х	Х	Х	X	Х	Х	Х	X	X	Х	X	Х	Х	Х	↓	¥	

NOTES

1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT






FIGURE 4(d) - HIGH LEVEL INPUT CURRENT

NOTES

1. Each input to be tested separately.


FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

ALL OTHER INPUTS VDD OUTPUTS OPEN VOL VOL

NOTES

1. Each input to be tested separately.

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT





NOTES

1. Each output to be tested separately.

<u>NOTES</u>

1. Each output to be tested separately.

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL

OUTPUTS OPEN





FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)






NOTES

1. Each input to be tested separately.

NOTES 1 Each input to be tested separately.

FIGURE 4(m) - INPUT CAPACITANCE




NOTES

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



<u>NOTES</u>

1. Pulse Generator - V_P = 0 to V_{DD} , t_r and $t_f \le$ 15ns, f = 500kHz.



ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 23	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
68 to 83	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
100 to 115	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
134	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
135	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C	
2	Outputs - (Pins D/F 4-5-6-7-8-9-10-11-13-14- 15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16- 17-19-20-21-22-23)	V _{OUT}	Open	-	
3	Inputs - (Pins D/F 1-2-21) (Pins C 1-2-24)	V _{IN}	V _{DD}	Vdc	
4	Inputs - (Pins D/F 3-22-23) (Pins C 3-26-27)	V _{IN}	Ground	Vdc	
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{DD}	15	Vdc	
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V _{SS}	Ground	Vdc	

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C	
2	Outputs - (Pins D/F 4-5-6-7-8-9-10-11-13-14- 15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16- 17-19-20-21-22-23)	V _{OUT}	Open	-	
3	Inputs - (Pins D/F 1-2-21) (Pins C 1-2-24)	V _{IN}	Ground	Vdc	
4	Inputs - (Pins D/F 3-22-23) (Pins C 3-26-27)	V _{IN}	V _{DD}	Vdc	
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{DD}	15	Vdc	
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V _{SS}	Ground	Vdc	

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



ISSUE 2

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-8-9-10-11-13-14- 15-16-17-18-19-20) (Pins C 5-6-7-8-9-10-12-13-15-16- 17-19-20-21-22-23)	V _{OUT}	V _{DD/2}	Vdc
3	Input - (Pin D/F 1) (Pin C 1)	V _{IN}	V _{DD}	Vdc
4	Input - (Pin D/F 23) (Pin C 27)	V _{IN}	V _{GEN1}	Vac
5	Inputs - (Pins D/F 2-3-21-22) (Pins C 2-3-24-26)	V _{IN}	V _{GEN2}	Vac
6	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	f GEN1 GEN2	50k 50%Duty Cycle 25k 50%Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES


1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.







V_{GEN2}

NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'B'

4.8 ENVIRONMENTAL AND ENDURANCE TESTS

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22±3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST	CHANGE			
NO.				CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 23	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
24 to 29	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	-		-50	nA
30 to 35	Input Current High Level	lιH	As per Table 2	As per Table 2	-	-	50	nA
36 to 51	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
52 to 67	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
68 to 83	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
84 to 99	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
100 to 115	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
116 to 131	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
132	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			-	-	0.5	
133	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
134	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES

1. Percentage of limit value if voltage is the measurement function.



ISSUE 2

PAGE 43

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		