

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD 2-INPUT NAND-GATE, WITH SCHMITT TRIGGER INPUTS, BASED ON TYPE 4093B ESCC Detail Specification No. 9409/002

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 46

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS QUAD 2-INPUT NAND-GATE, WITH SCHMITT TRIGGER INPUTS, BASED ON TYPE 4093B

ESA/SCC Detail Specification No. 9409/002



# space components coordination group

		Appr	Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	March 1992	Tomomens	Llub	
Revision 'A'	October 1994	Tonomical	JA som	
Revision 'B'	July 2000	Sannot	Atom_	
Revision 'C'	May 2001	Sa mill	A Am	



PAGE 2

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Rev.	Rev.		CHANGE	Approved
Letter	Date	Reference	ltem	DCR No.
			es Issue 1 and incorporates all modifications defined in 1 and the following DCR's:-	
		Cover Page DCN	: Title amended	23517 None
		Para. 1.1	: First sentence text completed	23517
		Para. 1.10	: Last sentence rewritten to include ESD Class and Critical Path Failure Voltage	23385
		Table 1(a)	<ul><li>: Table amended</li><li>: Lead Material and/or Finish amended</li></ul>	22398 23465
		Table 1(b)	: No. 2, in Remarks "and 3" deleted and "Power on" added	23517
			<ul><li>: No. 3, in Remarks, "3 and" added</li><li>: No. 9, package soldering temperatures changed</li><li>: Notes - Note 8 added</li></ul>	23517 22314 22314
		Figure 2(a)	: Table corrected	23247
1			: "CKT A" deleted from Title	22398
		Figure 2(c)	: Figure deleted in toto	22398
l		Figure 2(d)	: Title amended to "2(c)"	22398
	1.	Notes to Figures	: Table corrected	23247
		Notes to Figures	: In Title and Note 1, 2(d) amended to "2(c)" : DIL/FP Outline rationalised	22398 23517
1			: Circuit A heading and Circuit B heading and drawing	22398
			deleted	
		Para. 3 Para. 4.2.2	<ul> <li>Abbreviations for "V<sub>(BR)</sub>" and "V<sub>F</sub>" deleted</li> <li>Deviation deleted, "None." added</li> </ul>	23517 22360/
		Para. 4.2.2	. Deviation deleted, None. added	21048
		Para. 4.2.4	: Deviation deleted, "None." added	22919
		Para. 4.2.5	: Deviation deleted, "None." added	22919
		Para. 4.4.2		23465
		Para. 4.5.2		22398
		Tables 2, 3(a), (b)	: Nos. 5 to 12, in Conditions, $V_{IN}(\mbox{Remaining Inputs})$ corrected	
			: Nos. 41 to 48, in Conditions, (V <sub>IN2</sub> ) corrected : Nos. 89 to 96 and 97 to 104, in Conditions,	23517 23517
			"V <sub>SS</sub> = 0Vdc" added : No. 105, in Conditions, A1 corrected to "A"	23517
			: No. 106, in Conditions, A1 corrected to "A" and B1 corrected to "B".	23517
		Table 2	: Nos. 107 to 114, in Conditions, "V <sub>SS</sub> = 0Vdc" added	23517
			, Limits column amended	22398
			: Nos. 115 to 122, "CKT A" deleted from first measurement and "CKT B" entry deleted in toto	22398
			: Nos. 131 and 132, "1" deleted from symbol	23517
			: Note 5, V <sub>TP</sub> -V <sub>IN</sub> corrected to "V <sub>TP</sub> -V <sub>TN</sub> "	23517
		Figure 4(a)	: Title corrected	23517
			: Patterns 4, 7 and 8 amended	23472
{	1	Figure 4(c)	: Inputs corrected	23517
		Figures 4(g), (h)	: Figures amended	23076
		Figure 4(h)	: Note 2 corrected	23517



Rev. 'C'

PAGE 2A

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

	DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
		Figures 4(i), (j) : Drawing corrected Figure 4(l) : "A Input" added to Grounded Connection Figure 4(m) : "A Input" added to Grounded Connection : Connection from Input to V <sub>DD</sub> marked "B Input" added Figures 4(o), (q) : Circuit A heading and Circuit B heading and drawing deleted Figure 4(q) : Timing Waveforms corrected Tables 5(a), (b) : Titles amended Figures 5(a), (b) : Titles amended Para. 4.8.4 and 4.8.5 : Reference to Table and Figure amended to "5(c)" Table 6 : Nos. 33 to 36, in Characteristics, "N-Channel" added	23517 23517 23517 23517 22398 23162 23162 23162 23162 23517 23517	
'A'	Oct. '94	P1. Cover Page P2A. DCN P6. Table 1(a) : Lead Material and/or Finish amended P8. Figure 2(b) : Drawing altered : Dimension F(Max) amended P10. Notes : Note 7 added P14. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Finish, Types amended	None None 221049 23540 23540 23540 23539 221049	
'B'	Jul. '00	P1. Cover Page P2A. DCN P6. Table 1(a) : Variants 08 and 09 added P7. Figure 2(a) : Side elevation amended : Dimension 'C' amended P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P10. Notes to Figures : Title amended P10A. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles P14. Para. 4.3.2 : SO package added to text Para. 4.4.2 : SO package added to text Para. 4.5.2 : SO package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567	
'C'	May '01	P1. Cover page: Page count incremented by 1 P2A. DCN P4. T of C: Appendices entry amended P5. Para. 1.3: New sentence added P6. Table 1(b): No. 8, Maximum temperature amended P43. Para. 4.8.6: Last sentence deleted, new text added P46. Appendix 'A': Appendix added	221602 None 221602 221602 221602 221602 221602	



PAGE 3

ISSUE 2

# TABLE OF CONTENTS

			<u>Page</u>
1.2         Component Type Variants         5           1.3         Maximum Ratings         5           1.4         Parameter Derating Information         5           1.5         Physical Dimensions         5           1.6         Pin Assignment         5           1.7         Truth Table         5           1.8         Circuit Schematic         5           1.9         Functional Diagram         6           1.10         Handling Precautions         5           1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification         13           4.2.2         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification <td< td=""><td>1.</td><td>GENERAL</td><td></td></td<>	1.	GENERAL	
1.2         Component Type Variants         5           1.3         Maximum Ratings         5           1.4         Parameter Derating Information         5           1.5         Physical Dimensions         5           1.6         Pin Assignment         5           1.7         Truth Table         5           1.8         Circuit Schematic         5           1.9         Functional Diagram         6           1.10         Handling Precautions         5           1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification         13           4.2.2         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification <td< td=""><td></td><td></td><td>,</td></td<>			,
1.3         Maximum Ratings         5           1.4         Parameter Derating Information         6           1.5         Physical Dimensions         5           1.6         Pin Assignment         5           1.7         Truth Table         6           1.8         Circuit Schematic         5           1.9         Functional Diagram         6           1.10         Handling Precautions         5           1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2         Deviations from Generic Specification         13           4.2.1         Deviations from Special In-process Controls         13           4.2.1         Deviations from Special In-process Controls         13           4.2.2         Deviations from Sum-in Tests         13           4.2.3         Deviations from Dum-in Tests         13           4.2.4         Deviations from Dum-in Tests         13           4.2.5         Deviations from Lot Acceptance Tests <t< td=""><td></td><td>•</td><td></td></t<>		•	
1.4       Parameter Derating Information       5         1.5       Physical Dimensions       5         1.6       Pin Assignment       5         1.7       Truth Table       5         1.8       Circuit Schematic       5         1.9       Functional Diagram       6         1.10       Handling Precautions       5         1.11       Input Protection Network       5         2.       APPLICABLE DOCUMENTS       13         3.       TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS       13         4.       General       13         4.1       General       13         4.2       Deviations from Generic Specification       13         4.2.1       Deviations from Special In-process Controls       13         4.2.1       Deviations from Europease Controls       13         4.2.2       Deviations from Europease Controls       13         4.2.3       Deviations from Europease Controls       13         4.2.4       Deviations from Europease Controls       13         4.2.1       Deviations from Europease Controls       13         4.2.2       Deviations from Europease Controls       13         4.2.3       Deviations from Europease		•	
1.5         Physical Dimensions         5           1.6         Pin Assignment         5           1.7         Truth Table         5           1.8         Circuit Schematic         5           1.9         Functional Diagram         5           1.10         Handling Precautions         5           1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification         13           4.2.2         Deviations from Final Production Tests         13           4.2.3         Deviations from Burn-in Tests         13           4.2.4         Deviations from Burn-in Tests         13           4.2.5         Deviations from Lot Acceptance Tests         13           4.2.5         Deviations from Lot Acceptance Tests         13           4.2.5         Deviations from Lot Acceptance Tests         14           4.3         Weight <t< td=""><td></td><td><del></del></td><td></td></t<>		<del></del>	
1.6         Pin Assignment         5           1.7         Truth Table         5           1.8         Circuit Schematic         5           1.9         Functional Diagram         5           1.10         Handling Precutions         5           1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2         Deviations from Generic Specification         13           4.2.1         Deviations from Generic Specification         13           4.2.2.1         Deviations from Special In-process Controls         13           4.2.2.1         Deviations from Sum-in Tests         13           4.2.2.2         Deviations from Pain-in Tests         13           4.2.3         Deviations from Burn-in Tests         13           4.2.4         Deviations from Duri-in Tests         13           4.2.5         Deviations from Qualification, Environmental and Endurance Tests         13           4.2.1         Deviations from Lot Acceptance Tests         14			
1.7         Truth Table         5           1.8         Circuit Schematic         5           1.9         Functional Diagram         5           1.10         Handfling Precautions         6           1.111         Input Protection Network         5           2         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.1         General         13           4.1         General         13           4.2.1         Deviations from Generic Specification         13           4.2.1         Deviations from Special In-process Controls         13           4.2.2.1         Deviations from Final Production Tests         13           4.2.2.2         Deviations from Burn-in Tests         13           4.2.3         Deviations from Qualification, Environmental and Endurance Tests         13           4.2.4         Deviations from Lot Acceptance Tests         13           4.2.5         Deviations from Lot Acceptance Tests         14           4.3         Mechanical Requirements         14           4.3         Mechanical Requirements         14           4.3.1         Dimension Check         14           4.3.2			
1.8         Circuit Schematic         5           1.9         Functional Diagram         5           1.10         Handling Precautions         5           1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2         Deviations from Generic Specification         13           4.2.1         Deviations from Special In-process Controls         13           4.2.1         Deviations from Special In-process Controls         13           4.2.2         Deviations from Burn-in Tests         13           4.2.3         Deviations from Burn-in Tests         13           4.2.4         Deviations from Qualification, Environmental and Endurance Tests         13           4.2.5         Deviations from Qualification, Environmental and Endurance Tests         14           4.3         Mechanical Requirements         14           4.3.1         Dimension Check         14           4.3.2         Weight         14           4.4.3         Lead Material and Finishes         14			
1.9         Functional Diagram         5           1.10         Handling Precautions         5           1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2         Deviations from Generic Specification         13           4.2.1         Deviations from Special In-process Controls         13           4.2.1         Deviations from Special In-process Controls         13           4.2.2         Deviations from Burn-in Tests         13           4.2.3         Deviations from Burn-in Tests         13           4.2.4         Deviations from Lot Acceptance Tests         13           4.2.5         Deviations from Lot Acceptance Tests         14           4.3         Mechanical Requirements         14           4.3.1         Dimension Check         14           4.3.2         Weight         14           4.4         Materials and Finishes         14           4.4.1         Case         14           4.5.1         General         14<			
1.10         Handling Precautions         5           1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2         Deviations from Generic Specification         13           4.2.1         Deviations from Special In-process Controls         13           4.2.2.1         Deviations from Enal Production Tests         13           4.2.2.3         Deviations from Burn-in Tests         13           4.2.2.4         Deviations from Qualification, Environmental and Endurance Tests         13           4.2.2.5         Deviations from Lot Acceptance Tests         13           4.3         Mechanical Requirements         14           4.3         Mechanical Requirements         14           4.3         Weight         14           4.4         Materials and Finishes         14           4.4.1         Case         14           4.5.1         General         14           4.5.1         General         14           4.5.2         Lead Identification			
1.11         Input Protection Network         5           2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2.         Deviations from Generic Specification         13           4.2.1         Deviations from Special In-process Controls         13           4.2.2         Deviations from Final Production Tests         13           4.2.3         Deviations from Qualification, Environmental and Endurance Tests         13           4.2.4         Deviations from Lot Acceptance Tests         13           4.2.5         Deviations from Lot Acceptance Tests         14           4.3         Mechanical Requirements         14           4.3         Mechanical Requirements         14           4.3.1         Dimension Check         14           4.3.2         Weight         14           4.4         Materials and Finishes         14           4.4.1         Case         14           4.5.2         Lead Material and Finish         14           4.5.3         Marking         14           4.5.1         General			
2.         APPLICABLE DOCUMENTS         13           3.         TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS         13           4.         REQUIREMENTS         13           4.1         General         13           4.2.1         Deviations from Generic Specification         13           4.2.1         Deviations from Special In-process Controls         13           4.2.2         Deviations from Burn-in Tests         13           4.2.3         Deviations from Dun-in Tests         13           4.2.4         Deviations from Dualification, Environmental and Endurance Tests         13           4.2.4         Deviations from Lot Acceptance Tests         14           4.3         Mechanical Requirements         14           4.3         Mechanical Requirements         14           4.3         Weight         14           4.4         Materials and Finishes         14           4.4.1         Case         14           4.4.1         Case         14           4.5.1         General         14           4.5.2         Lead Identification         15           4.5.3         The SCC Component Number         15           4.5.4         Traceability Information         <			
3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS  4. REQUIREMENTS  4.1 General 4.2 Deviations from Generic Specification 4.2.1 Deviations from Generic Specification 4.2.1 Deviations from Special In-process Controls 4.2.2 Deviations from Special In-process Controls 4.2.3 Deviations from Burn-in Tests 4.2.4 Deviations from Burn-in Tests 4.2.5 Deviations from Qualification, Environmental and Endurance Tests 4.3 Mechanical Requirements 4.4.1 Dimension Check 4.3.2 Weight 4.4.4 Materials and Finishes 4.4.1 Case 4.4.1 Case 4.4.1 Case 4.4.2 Lead Material and Finish 4.5.1 General 4.5.2 Lead Identification 4.5.3 The SCC Component Number 4.5.4 Traceability Information 4.5.5 Traceability Information 4.5.6 Electrical Measurements 4.6.1 Electrical Measurements 4.6.2 Electrical Measurements 4.6.3 Circuits for Electrical Measurements 4.6.4 Burn-in Tests 4.7.1 Parameter Drift Values 4.7.2 Conditions for H.T.R.B. and Burn-in 4.8.5 Electrical Measurements at Information of Environmental Tests 4.8.1 Electrical Measurements on Completion of Environmental Tests 4.8.2 Electrical Measurements at Information of Environmental Tests 4.8.3 Electrical Measurements on Completion of Environmental Tests 4.8.4 Conditions for Operating Life Test 4.8.5 Electrical Measurements on Completion of Environmental Tests 4.8.6 Electrical Measurements on Completion of Environmental Tests 4.8.7 Electrical Measurements on Completion of Environmental Tests 4.8.8 Electrical Measurements on Completion of Environmental Tests 4.8.9 Electrical Measurements on Completion of Environmental Tests 4.8.1 Electrical Measurements on Completion of Environmental Tests 4.8.5 Electrical Measurements on Completion of Environmental Tests	1.11		
4.       REQUIREMENTS       13         4.1       General       13         4.2       Deviations from Generic Specification       13         4.2.1       Deviations from Special In-process Controls       13         4.2.2       Deviations from Burn-in Tests       13         4.2.3       Deviations from Burn-in Tests       13         4.2.4       Deviations from Lot Acceptance Tests       13         4.2.5       Deviations from Lot Acceptance Tests       14         4.3       Mechanical Requirements       14         4.3.1       Dimension Check       14         4.3.2       Weight       14         4.4       Materials and Finishes       14         4.4       Lead Material and Finishs       14         4.5       Deviations from Lot Acceptance Tests       14         4.5.1       Case       14         4.5.2       Weight       14         4.4.1       Case       14         4.5.2       Lead Measurements       14         4.5.1       General       14         4.5.2       Lead Identification       15         4.5.3       The SCC Component Number       15         4.5.4       Traceability Infor	2.	APPLICABLE DOCUMENTS	13
4.1       General       13         4.2       Deviations from Generic Specification       13         4.2.1       Deviations from Special In-process Controls       13         4.2.2       Deviations from Binal Production Tests       13         4.2.3       Deviations from Bun-in Tests       13         4.2.4       Deviations from Lot Acceptance Tests       13         4.2.5       Deviations from Lot Acceptance Tests       14         4.3       Mechanical Requirements       14         4.3.1       Dimension Check       14         4.3.2       Weight       14         4.4       Materials and Finishes       14         4.4.1       Case       14         4.4.2       Lead Material and Finish       14         4.5.1       General       14         4.5.2       Lead Identification       14         4.5.3       The SCC Component Number       15         4.5.4       Traceability Information       15         4.6.1       Electrical Measurements at Room Temperature       15         4.6.2       Electrical Measurements at High and Low Temperatures       15         4.6.1       Electrical Measurements at High and Low Temperatures       15         4.6	3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.2.Deviations from Generic Specification134.2.1Deviations from Special In-process Controls134.2.2Deviations from Final Production Tests134.2.3Deviations from Burn-in Tests134.2.4Deviations from Qualification, Environmental and Endurance Tests134.2.5Deviations from Lot Acceptance Tests144.3Mechanical Requirements144.3Dimension Check144.3.1Dimension Check144.4.2Weight144.4Materials and Finishes144.4.1Case144.4.2Lead Material and Finish144.5Marking144.5.1General144.5.2Lead Identification154.5.3The SCC Component Number154.5.4Traceability Information154.5.5Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements on Completion of Environmental Tests434.8.3Electrical Measurements on Completion of Environmental Tests434	4.	REQUIREMENTS	13
4.2.Deviations from Generic Specification134.2.1Deviations from Special In-process Controls134.2.2Deviations from Final Production Tests134.2.3Deviations from Burn-in Tests134.2.4Deviations from Qualification, Environmental and Endurance Tests134.2.5Deviations from Lot Acceptance Tests144.3Mechanical Requirements144.3Dimension Check144.3.1Dimension Check144.4.2Weight144.4Materials and Finishes144.4.1Case144.4.2Lead Material and Finish144.5Marking144.5.1General144.5.2Lead Identification154.5.3The SCC Component Number154.5.4Traceability Information154.5.5Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements on Completion of Environmental Tests434.8.3Electrical Measurements on Completion of Environmental Tests434		Compared	10
4.2.1Deviations from Special In-process Controls134.2.2Deviations from Final Production Tests134.2.3Deviations from Burn-in Tests134.2.4Deviations from Qualification, Environmental and Endurance Tests134.2.5Deviations from Lot Acceptance Tests144.3Mechanical Requirements144.3.1Dimension Check144.3.2Weight144.4Materials and Finishes144.4.1Case144.4.2Lead Material and Finish144.5Marking144.5.1General144.5.2Lead Identification144.5.3The SCC Component Number154.5.4Traceability Information154.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8.1Electrical Measurements at Intermediate Points during Endurance Tests434.8.2Electrical Measurements at Occupietion of Environmental Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Ele			
4.2.2       Deviations from Burn-in Tests       13         4.2.3       Deviations from Burn-in Tests       13         4.2.4       Deviations from Qualification, Environmental and Endurance Tests       13         4.2.5       Deviations from Lot Acceptance Tests       14         4.3       Mechanical Requirements       14         4.3.1       Dimension Check       14         4.3.2       Weight       14         4.4       Materials and Finishes       14         4.4.1       Case       14         4.4.2       Lead Material and Finish       14         4.5.1       General       14         4.5.2       Lead Identification       14         4.5.3       The SCC Component Number       15         4.5.4       Traceability Information       15         4.6.1       Electrical Measurements       15         4.6.1       Electrical Measurements at Room Temperature       15         4.6.2       Electrical Measurements at High and Low Temperatures       15         4.6.3       Circuits for Electrical Measurements       15         4.7.1       Parameter Drift Values       15         4.7.2       Conditions for H.T.R.B. and Burn-in       15         4.			
4.2.3       Deviations from Burn-in Tests       13         4.2.4       Deviations from Qualification, Environmental and Endurance Tests       13         4.2.5       Deviations from Lot Acceptance Tests       14         4.3       Mechanical Requirements       14         4.3.1       Dimension Check       14         4.3.2       Weight       14         4.4       Materials and Finishes       14         4.4.1       Case       14         4.4.2       Lead Material and Finish       14         4.5       Marking       14         4.5.1       General       14         4.5.2       Lead Identification       14         4.5.3       The SCC Component Number       15         4.5.4       Traceability Information       15         4.5.1       Traceability Information       15         4.6.1       Electrical Measurements at Room Temperature       15         4.6.2       Electrical Measurements at High and Low Temperatures       15         4.6.3       Circuits for Electrical Measurements       15         4.7       Burn-in Tests       15         4.7.1       Parameter Drift Values       15         4.7.2       Conditions for H.T.R.B. and			
4.2.4Deviations from Qualification, Environmental and Endurance Tests134.2.5Deviations from Lot Acceptance Tests144.3Mechanical Requirements144.3.1Dimension Check144.3.2Weight144.4Materials and Finishes144.4.1Case144.4.2Lead Material and Finish144.5Marking144.5.1General144.5.2Lead Identification144.5.3The SCC Component Number154.5.4Traceability Information154.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements on Completion of Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.2.5       Deviations from Lot Acceptance Tests       14         4.3       Mechanical Requirements       14         4.3.1       Dimension Check       14         4.3.2       Weight       14         4.4       Materials and Finishes       14         4.4.1       Case       14         4.4.2       Lead Material and Finish       14         4.5       Marking       14         4.5.1       General       14         4.5.2       Lead Identification       14         4.5.3       The SCC Component Number       15         4.5.4       Traceability Information       15         4.6       Electrical Measurements       15         4.6.1       Electrical Measurements at Room Temperature       15         4.6.2       Electrical Measurements at High and Low Temperatures       15         4.6.3       Circuits for Electrical Measurements       15         4.7.1       Parameter Drift Values       15         4.7.2       Conditions for H.T.R.B. and Burn-in       15         4.7.2       Conditions for H.T.R.B. and Burn-in       15         4.8       Electrical Measurements on Completion of Environmental Tests       43         4.8.1       Electri			
4.3       Mechanical Requirements       14         4.3.1       Dimension Check       14         4.3.2       Weight       14         4.4       Materials and Finishes       14         4.4.1       Case       14         4.4.2       Lead Material and Finish       14         4.5       Marking       14         4.5.1       General       14         4.5.2       Lead Identification       14         4.5.3       The SCC Component Number       15         4.5.4       Traceability Information       15         4.5.4       Traceability Information       15         4.6.1       Electrical Measurements       15         4.6.1       Electrical Measurements at Room Temperature       15         4.6.2       Electrical Measurements at High and Low Temperatures       15         4.6.3       Circuits for Electrical Measurements       15         4.7.1       Parameter Drift Values       15         4.7.2       Conditions for H.T.R.B. and Burn-in       15         4.7.3       Electrical Circuits for H.T.R.B. and Burn-in       15         4.8       Environmental and Endurance Tests       43         4.8.1       Electrical Measurements on Completi			
4.3.1       Dimension Check       14         4.3.2       Weight       14         4.4       Materials and Finishes       14         4.4.1       Case       14         4.4.2       Lead Material and Finish       14         4.5       Marking       14         4.5.1       General       14         4.5.2       Lead Identification       14         4.5.3       The SCC Component Number       15         4.5.4       Traceability Information       15         4.5.4       Traceability Information       15         4.6.1       Electrical Measurements       15         4.6.1       Electrical Measurements at Room Temperature       15         4.6.2       Electrical Measurements at High and Low Temperatures       15         4.6.3       Circuits for Electrical Measurements       15         4.7       Burn-in Tests       15         4.7.1       Parameter Drift Values       15         4.7.2       Conditions for H.T.R.B. and Burn-in       15         4.7.3       Electrical Circuits for H.T.R.B. and Burn-in       15         4.8       Environmental and Endurance Tests       43         4.8.1       Electrical Measurements on Completion of Envi		·	
4.3.2       Weight       14         4.4       Materials and Finishes       14         4.4.1       Case       14         4.4.2       Lead Material and Finish       14         4.5       Marking       14         4.5.1       General       14         4.5.2       Lead Identification       14         4.5.3       The SCC Component Number       15         4.5.4       Traceability Information       15         4.6       Electrical Measurements       15         4.6.1       Electrical Measurements at Room Temperature       15         4.6.2       Electrical Measurements at High and Low Temperatures       15         4.6.3       Circuits for Electrical Measurements       15         4.7       Burn-in Tests       15         4.7.1       Parameter Drift Values       15         4.7.2       Conditions for H.T.R.B. and Burn-in       15         4.7.3       Electrical Circuits for H.T.R.B. and Burn-in       15         4.8.1       Electrical Measurements on Completion of Environmental Tests       43         4.8.2       Electrical Measurements at Intermediate Points during Endurance Tests       43         4.8.3       Electrical Measurements on Completion of Endurance Tests		· · · · · · · · · · · · · · · · · · ·	
4.4Materials and Finishes144.4.1Case144.4.2Lead Material and Finish144.5Marking144.5.1General144.5.2Lead Identification144.5.3The SCC Component Number154.5.4Traceability Information154.5Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests434.8.5Electrical Circuits for Operating Life Tests43			
4.4.1       Case       14         4.4.2       Lead Material and Finish       14         4.5       Marking       14         4.5.1       General       14         4.5.2       Lead Identification       14         4.5.3       The SCC Component Number       15         4.5.4       Traceability Information       15         4.6       Electrical Measurements       15         4.6.1       Electrical Measurements at Room Temperature       15         4.6.2       Electrical Measurements at High and Low Temperatures       15         4.6.3       Circuits for Electrical Measurements       15         4.7       Burn-in Tests       15         4.7.1       Parameter Drift Values       15         4.7.2       Conditions for H.T.R.B. and Burn-in       15         4.7.3       Electrical Circuits for H.T.R.B. and Burn-in       15         4.8.1       Electrical Measurements on Completion of Environmental Tests       43         4.8.2       Electrical Measurements at Intermediate Points during Endurance Tests       43         4.8.3       Electrical Measurements on Completion of Endurance Tests       43         4.8.4       Conditions for Operating Life Test       43         4.8.5 <t< td=""><td></td><td><u> </u></td><td></td></t<>		<u> </u>	
4.4.2Lead Material and Finish144.5Marking144.5.1General144.5.2Lead Identification144.5.3The SCC Component Number154.5.4Traceability Information154.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.5Marking144.5.1General144.5.2Lead Identification144.5.3The SCC Component Number154.5.4Traceability Information154.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.5.1General144.5.2Lead Identification144.5.3The SCC Component Number154.5.4Traceability Information154.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.5.2Lead Identification144.5.3The SCC Component Number154.5.4Traceability Information154.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.5.3The SCC Component Number154.5.4Traceability Information154.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.5.4Traceability Information154.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.6Electrical Measurements154.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.6.1Electrical Measurements at Room Temperature154.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.6.2Electrical Measurements at High and Low Temperatures154.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.6.3Circuits for Electrical Measurements154.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.7Burn-in Tests154.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.7.1Parameter Drift Values154.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.7.2Conditions for H.T.R.B. and Burn-in154.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.7.3Electrical Circuits for H.T.R.B. and Burn-in154.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.8Environmental and Endurance Tests434.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.8.1Electrical Measurements on Completion of Environmental Tests434.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.8.2Electrical Measurements at Intermediate Points during Endurance Tests434.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43			
4.8.3Electrical Measurements on Completion of Endurance Tests434.8.4Conditions for Operating Life Test434.8.5Electrical Circuits for Operating Life Tests43		· ·	
4.8.4 Conditions for Operating Life Test 4.8.5 Electrical Circuits for Operating Life Tests 43		· · · · · · · · · · · · · · · · · · ·	
4.8.5 Electrical Circuits for Operating Life Tests 43			
· · ·		· · ·	



Rev. 'C'

PAGE 4 ISSUE 2

		<u>Page</u>
TABLES	<u> </u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	16
	Electrical Measurements at Room Temperature, a.c. Parameters	20
3(a)	Electrical Measurements at High Temperature	22
3(b)	Electrical Measurements at Low Temperature	26
4	Parameter Drift Values	38
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Conditions for Burn-in Dynamic	40
6	Electrical Measurements on Completion of Environmental Tests and	44
	at Intermediate Points and on Completion of Endurance Testing	
FIGURE	<u>es</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
3(e)	Input Protection Network	12
4	Circuits for Electrical Measurements	30
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	41
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	41
5(c)	Electrical Circuit for Burn-in Dynamic	42
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	46



Rev. 'C'

ISSUE :

5

**PAGE** 

#### 1. **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual Quad 2-Input NAND-Gate, with Schmitt Trigger Inputs, having fully buffered outputs, based on Type 4093B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'C'

PAGE 6

ISSUE 2

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

#### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	$V_{DD}$	-0.5 to + 18	٧	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	Notes 3 and 4
4	D.C. Output Current	± l <sub>O</sub>	10	mA	Note 5
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 6
7	Operating Temperature Range	T <sub>op</sub>	-55 to + 125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 7 Note 8

- 1. Device is functional from +3V to +15V with reference to V<sub>SS</sub>.
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. Power on or off input current limited to  $\pm$  10mA.
- 4. Any one input.
- 5. The maximum output current of any single output.
- 6. The maximum power dissipation of any single output.
- 7. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 8. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





Rev. 'B'

PAGE 7 ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIMETRES		NOTES
STIMBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




Rev. 'A'

PAGE

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
$\mathbf{a}_2$	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.29	2.79	4
e <sub>1</sub>	15.11	15.37	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.75	
	-	3.70	
K	10.90	12.10	




Rev. 'B'

PAGE 9

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVIDIONS	MIN	MAX	NOTES
A A1 B C C <sub>1</sub>	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5



Rev. 'B'

PAGE 10

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




Rev. 'B'

PAGE 10A

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		



Rev. 'B'


PAGE 11


ISSUE 2

#### FIGURE 3(a) - PIN ASSIGNMENT

#### DUAL-IN-LINE, SO AND FLAT PACKAGES

#### **CHIP CARRIER PACKAGE**





TOP VIEW TOP VIEW

#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

**DUAL-IN-LINE PIN OUTS** 2 3 5 6 8 9 10 11 12 13 14 **CHIP CARRIER PIN OUTS** 2 4 5 7 9 10 12 14 15 16 17 19 20

#### FIGURE 3(b) - TRUTH TABLE

TRUTH TABLE (EACH GATE)					
INF	PUT	OUTPUT			
Α	В	Y=A.B			
L	L	Н			
Н	L	Н			
L	Н	Н			
Н	Н	L			


- 1. Positive Logic:  $Y = \overline{A.B}$ .
- 2. Logic Level Definitions: L=Low Level, H=High Level.




PAGE 12

ISSUE 2


# FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)



#### FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH GATE)



#### FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 13

ISSUE 2

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage

PDSO = Single Output Power Dissipation
 VTP = Positive Trigger Threshold Voltage
 VTN = Negative Trigger Threshold Voltage
 VH = Hysterisis Voltage (VTP - VTN)

CKT = Circuit

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



Rev. 'B'

PAGE 14

ISSUE 2

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 15

ISSUE 2

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	9409002015
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.

PAGE 16

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.		OVARIO	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	1	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load.  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	ı	1	<del>-</del>
3 to 4	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
5 to 12	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	-	-50	nA
13 to 20	Input Current High Level	l <sub>IH</sub>	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	-	50	nA
21 to 24	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: $V_{IN}$ = 15Vdc $V_{OUT}$ = Open All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.05	V



PAGE 17

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	GIVIT
25 to 32	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate Under Test: $V_{IN1} = 15 Vdc, \ V_{IN2} = 0 Vdc \ (V_{IN1} = 0 Vdc, \ V_{IN2} = 15 Vdc)$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0 Vdc$ $V_{DD} = 15 Vdc, \ V_{SS} = 0 Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	14.95	-	V
33 to 36	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	Gate Under Test: $V_{IN}(All\ inputs) = 5Vdc$ $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.51	-	mA
37 to 40	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	3.4	-	mA
41 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Gate Under Test: $V_{IN1} = 5Vdc, \ V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc, \ V_{IN2} = 5Vdc)$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, \ V_{SS} = 0Vdc$ $(Pins \ D/F \ 3-4-10-11)$ $(Pins \ C \ 5-6-15-16)$	-0.51	-	mA
49 to 56	Output Drive Current P-Channel	l <sub>OH2</sub>	-	4(h)	Gate Under Test: $V_{IN1} = 15Vdc$ , $V_{IN2} = 0Vdc$ ( $V_{IN1} = 0Vdc$ , $V_{IN2} = 15Vdc$ ) $V_{OUT} = 13.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-3.4	-	mA



PAGE 18

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OLIA DA OTEDIOTIOS	CVAIDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
57 to 64	Positive Trigger Threshold Voltage	V <sub>TP1</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 5Vdc$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 5Vdc$ ) Remaining Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	2.2	3.6	V
65 to 72	Positive Trigger Threshold Voltage	V <sub>TP2</sub>	-	4(i)	Gate Under Test: $V_{IN1}$ = 15Vdc, $V_{IN2}$ = $V_{IN}$ ( $V_{IN1}$ = $V_{IN}$ , $V_{IN2}$ = 15Vdc) Remaining Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	6.8	10.8	V
73 to 80	Negative Trigger Threshold Voltage	V <sub>TN1</sub>	<del>-</del>	4(j)	Gate Under Test: $V_{IN1} = 5Vdc$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 5Vdc$ ) Remaining Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	0.9	2.8	V
81 to 88	Negative Trigger Threshold Voltage	V <sub>TN2</sub>	-	4(j)	Gate Under Test: $V_{IN1} = 15Vdc$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 15Vdc$ ) Remaining Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	4.0	7.4	V

PAGE 19

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
89 to 96	Hysterisis Voltage	V <sub>H1</sub>	-	4(k)	$V_{TP1}$ - $V_{TN1}$ $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	0.3	1.6	V
97 to 104	Hysterisis Voltage	V <sub>H2</sub>	-	4(k)	$V_{TP2}$ - $V_{TN2}$ $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	1.6	5.0	>
105	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(I)	A Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	<b>V</b>
106	Threshold Voltage P-Channel	V <sub>THP</sub>	_	4(m)	A Input at Ground B Input connected to V <sub>DD</sub> All Other Inputs: V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.0	٧
107 to 114	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(n)	$I_{IN}$ (Under Test) = -100µA $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	-	-2.0	V
115 to 122	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(0)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30kΩ; (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	3.0	-	V



PAGE 20

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
123 to 130	Input Capacitance	C <sub>IN</sub>	3012	4(p)	V <sub>IN</sub> (Not Under Test) = 0Vdc · V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 1-2-5-6-8-9-12- 13) (Pins C 2-4-7-9-12-14-17- 19)	-	7.5	pF
131	Propagation Delay Low to High	<sup>†</sup> PLH	3003	4(q)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (All Other Inputs) = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 Pins D/F Pins C 2 to 3 4 to 5	-	550	ns
132	Propagation Delay High to Low	t <sub>PHL</sub>	3003	4(q)	$V_{\text{IN}} \text{ (Under Test)} = \text{Pulse}$ $\text{Generator}$ $V_{\text{IN}} \text{ (All Other Inputs)}$ $= 5 \text{Vdc}$ $V_{\text{DD}} = 5 \text{Vdc}, V_{\text{SS}} = 0 \text{Vdc}$ $\text{Note 7}$ $\frac{\text{Pins D/F}}{2 \text{ to 3}} = \frac{\text{Pins C}}{4 \text{ to 5}}$	-	550	ns
133	Transition Time Low to High	t <sub>TLH</sub>	3004	4(q)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 3) (Pin C 5)	-	150	ns
134	Transition Time High to Low	t <sub>THL</sub>	3004	4(q)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 3) (Pin C 5)	-	150	ns



PAGE 21

ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

#### **NOTES**

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$   $V_{OL} \le 0.5 Vdc$ 

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. V<sub>TP</sub>, V<sub>TN</sub> and V<sub>H</sub> shall be measured as follows:-
  - (i) Step  $(V_{IN})$  input from  $V_{SS}$  to  $V_{DD}$  in 1V increments to  $V_{TP}$ , where the output  $(V_O)$ , changes from  $V_{DD}$  to  $V_{SS}$ . Return  $(V_{IN})$  to  $V_{SS}$ .
  - (ii) Step  $(V_{IN})$  input from  $V_{SS}$  to  $V_{TP}'$  -1V and increment  $(V_{IN})$  in 50mV steps to  $V_{TP}'$ , which is the voltage on the  $(V_{IN})$  input when the output  $(V_O)$  changes from  $V_{DD}$  to  $V_{SS}$ .
  - (iii) Step  $(V_{IN})$  input from  $V_{DD}$  to  $V_{SS}$  in 1V decrements to  $V_{TN}$ , where the output  $(V_O)$ , changes from  $V_{SS}$  to  $V_{DD}$ . Return  $(V_{IN})$  to  $(V_{DD})$ .
  - (iv) Step  $(V_{IN})$  input from  $V_{DD}$  to  $V_{TN}'$ , +1V and decrement  $(V_{IN})$  in 50mV steps to  $V_{TN}'$ , which is the voltage on the  $(V_{IN})$  input when the output  $(V_O)$  changes from  $V_{SS}$  to  $V_{DD}$ .
  - (v) V<sub>H</sub> is defined as V<sub>TP</sub> V<sub>TN</sub>; compare V<sub>H</sub> against the specified limits.
- 6. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).

PAGE 22

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125( + 0-5) °C

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	1	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL} = 0 Vdc, V_{IH} = 15 Vdc$ $V_{DD} = 15 Vdc, V_{SS} = 0 Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	15	μA
5 to 12	Input Current Low Level	111.	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	-	-100	nA
13 to 20	Input Current High Level	<sup>I</sup> IH	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	-	100	nA
21 to 24	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 0 \text{pen}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.05	V



PAGE 23

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125( + 0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
100.	CHANACTERIOTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01411
25 to 32	Output Voltage High Level	Vон	3006	4(f)	Gate Under Test: $V_{IN1} = 15 \text{Vdc}, \ V_{IN2} = 0 \text{Vdc}$ $(V_{IN1} = 0 \text{Vdc}, \ V_{IN2} = 15 \text{Vdc})$ $V_{OUT} = \text{Open}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 3-4-10-11})$ $(\text{Pins C 5-6-15-16})$	14.95	-	V
33 to 36	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	Gate Under Test: $V_{IN}(All\ Inputs) = 5Vdc$ $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.36	-	mA
37 to 40	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	2.4	-	mA
41 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Gate Under Test: $V_{IN1} = 5 \text{Vdc}, \ V_{IN2} = 0 \text{Vdc}$ $(V_{IN1} = 0 \text{Vdc}, \ V_{IN2} = 5 \text{Vdc})$ $V_{OUT} = 4.6 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ $(\text{Pins D/F 3-4-10-11})$ $(\text{Pins C 5-6-15-16})$	-0.36	-	mA
49 to 56	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Gate Under Test: $V_{IN1} = 15 \text{Vdc}, \ V_{IN2} = 0 \text{Vdc}$ $(V_{IN1} = 0 \text{Vdc}, \ V_{IN2} = 15 \text{Vdc})$ $V_{OUT} = 13.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, \ V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-2.4	-	mA



PAGE 24

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	OLIA DA OTEDIOTIOS	0)(4)(0)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONLI
57 to 64	Positive Trigger Threshold Voltage	V <sub>TP1</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 5Vdc$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 5Vdc$ ) Remaining Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	2.2	3.6	V
65 to 72	Positive Trigger Threshold Voltage	V <sub>TP2</sub>	-	4(i)	Gate Under Test: $V_{IN1}$ = 15Vdc, $V_{IN2}$ = $V_{IN}$ ( $V_{IN1}$ = $V_{IN}$ , $V_{IN2}$ = 15Vdc) Remaining Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	6.8	10.8	V
73 to 80	Negative Trigger Threshold Voltage	V <sub>TN1</sub>	-	4(j)	Gate Under Test: $V_{IN1} = 5Vdc$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 5Vdc$ ) Remaining Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	0.9	2.8	V
81 to 88	Negative Trigger Threshold Voltage	V <sub>TN2</sub>	-	4(j)	Gate Under Test: $V_{IN1} = 15 \text{Vdc}$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 15 \text{Vdc}$ ) Remaining Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	4.0	7.4	V

PAGE 25

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINIT
89 to 96	Hysterisis Voltage	V <sub>H1</sub>	-	4(k)	$V_{TP1}$ - $V_{TN1}$ $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	0.3	1.6	V
97 to 104	Hysterisis Voltage	V <sub>H2</sub>	-	4(k)	$V_{TP2}$ - $V_{TN2}$ $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	1.6	5.0	V
105	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(l)	A Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
106	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(m)	A Input at Ground B Input connected to V <sub>DD</sub> All Other Inputs: V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 14) (Pin C 20)	0.3	3.5	V

PAGE 26

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

			TEST		TEST CONDITIONS	LIM	ITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
5 to 12	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	-	-50	nA
13 to 20	Input Current High Level	I <sub>IH</sub>	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	-	50	nA
21 to 24	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: $V_{IN}$ = 15Vdc $V_{OUT}$ = Open All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.05	V



PAGE 27

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	$MIL-SID = IG. \qquad D/F = I$		D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT	
25 to 32	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate Under Test: $V_{IN1} = 15 Vdc, \ V_{IN2} = 0 Vdc$ $(V_{IN1} = 0 Vdc, \ V_{IN2} = 15 Vdc)$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0 Vdc$ $V_{DD} = 15 Vdc, \ V_{SS} = 0 Vdc$ $(Pins \ D/F \ 3-4-10-11)$ $(Pins \ C \ 5-6-15-16)$	14.95	-	V
33 to 36	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	Gate Under Test: $V_{IN}(All\ Inputs) = 5Vdc$ $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.64	1	mA
37 to 40	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ Inputs: $V_{IN} = 15Vdc$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	4.2	-	mA
41 to 48	Output Drive Current P-Channel	I <sub>ОН1</sub>	-	4(h)	Gate Under Test: $V_{IN1} = 5Vdc, \ V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc, \ V_{IN2} = 5Vdc)$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, \ V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-0.64	-	mA
49 to 56	Output Drive Current P-Channel	1он2	_	4(h)	Gate Under Test: $V_{IN1}$ = 15Vdc, $V_{IN2}$ = 0Vdc ( $V_{IN1}$ = 0Vdc, $V_{IN2}$ = 15Vdc) $V_{OUT}$ = 13.5Vdc All Other Gates: $V_{IN}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-4.2		mA



PAGE 28

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
57 to 64	Positive Trigger Threshold Voltage	V <sub>TP1</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 5Vdc$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 5Vdc$ ) Remaining Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	2.2	3.6	V
65 to 72	Positive Trigger Threshold Voltage	V <sub>TP2</sub>	-	4(i) Gate Under Test:  V <sub>IN1</sub> = 15Vdc, V <sub>IN2</sub> = V <sub>IN</sub> (V <sub>IN1</sub> = V <sub>IN</sub> , V <sub>IN2</sub> = 15Vdc)  Remaining Gates:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)			10.8	V
73 to 80	Negative Trigger Threshold Voltage	V <sub>TN1</sub>	<del>-</del>	4(j)	Gate Under Test: $V_{IN1} = 5Vdc$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 5Vdc$ ) Remaining Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	0.9	2.8	V
81 to 88	Negative Trigger Threshold Voltage	V <sub>TN2</sub>	-	4(j)	Gate Under Test: $V_{IN1} = 15 \text{Vdc}$ , $V_{IN2} = V_{IN}$ ( $V_{IN1} = V_{IN}$ , $V_{IN2} = 15 \text{Vdc}$ ) Remaining Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	4.0	7.4	V

PAGE 29

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO	OLIADA OTEDIOTIOS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT V
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
89 to 96	Hysterisis Voltage	- 4(k) V <sub>TP1</sub> - V <sub>TN1</sub> V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)		0.3	1.6	V		
97 to 104	Hysterisis Voltage	V <sub>H2</sub>	-	4(k)	$V_{TP2}$ - $V_{TN2}$ $V_{DD}$ = 15Vdc, VSS = 0Vdc Note 5 (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	1.6	5.0	>
105	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(l)	A Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
106	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(m)	A Input at Ground B Input connected to V <sub>DD</sub> All Other Inputs: V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.5	V



PAGE 30

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

					PIN	I NU	MBE	RS					D.C.	SUPPLY	
PATTERN NO.	INPUTS								(	TUC	PUTS	3	<i>D.</i> 0. 001121		
	1	2	5	6	8	9	12	13	3	4	10	11	7	14	
1	1	1	0	1	<b>↑</b>	0	0	0	0	1	1	1	$V_{SS}$	$V_{DD}$	
2	$\downarrow$	1	<b>↑</b>	1	1	1	1	0	1	0	0	1			
3	0	$\downarrow$	1	1	1	1	1	1	1	0	0	0			
4	0	0	$\downarrow$	1	$\downarrow$	1	1	1	1	1	1	0			
5	1	<b>↑</b>	0	$\downarrow$	0	$\downarrow$	$\downarrow$	1	0	1	1	1			
6	1	$\downarrow$	0	0	0	0	0	$\downarrow$	1	1	1	1			
7	↓	0	1	1	1	<b>↑</b>	1	0	1	0	0	1			
8	1	0	1	$\downarrow$	1	$\downarrow$	1	1	1	1	1	0			
9	1	1	<b>↓</b>	0	$\downarrow$	0	1_	<b>↓</b>	0	1	1	1	V	\	

#### **NOTES**

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: 1 = VIH = VDD, 0 = VIL = VSS.
  - $\uparrow$  = Positive going transition, Ground to  $\leq$  V<sub>DD</sub>.
  - ↓ = Negative going transition, ≥ VDD to Ground.

#### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	PIN NUMBERS											D.C.S	D.C. SUPPLY		
PATTERN NO.		INPUTS							OUTPUTS			2.5. 557 1 21			
	1	2	5	6	8	9	12	13	3	4	10 11	7	14		
1	1	1	1	1	1	1	1	1	Open Circuit		V <sub>SS</sub>	$V_{\bar{D}D}$			
2	0	0	0	0	0	0	0	0	Open Circuit			₩			

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

PAGE 31


ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

# $V_{DD}$ REMAINING **INPUTS OUTPUTS** OPEN $V_{IL}$ $V_{SS}$

#### FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



#### **NOTES**


1. Each input to be tested separately.

#### FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

#### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**

1. Each output to be tested separately.


- Each output to be tested separately.
- 2. Each gate is to be measured with the following input conditions:-

PAGE 32

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



#### **NOTES**

1. Each output to be tested separately.

#### FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT




- 1. Each output to be tested separately.
- 2. Each gate is to be measured with the following input conditions:-

PAGE 33

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(i) - POSITIVE TRIGGER THRESHOLD VOLTAGE



#### **NOTES**

- 1. Each pair of inputs to be tested separately with both the following input conditions:-
  - (i)  $A = V_{DD}$ ,  $B = V_{IN}$ .
  - (ii)  $A = V_{IN}$ ,  $B = V_{DD}$ .

#### FIGURE 4(j) - NEGATIVE TRIGGER THRESHOLD VOLTAGE



#### **NOTES**

- 1. Each pair of inputs to be tested separately with both the following input conditions:-
  - (i)  $A = V_{DD}$ ,  $B = V_{IN}$ .
  - (ii)  $A = V_{IN}$ ,  $B = V_{DD}$ .




PAGE 34

ISSUE 2

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(k) - HYSTERISIS VOLTAGE



 $\frac{\text{NOTES}}{1. \quad V_H = V_{TP} - V_{TN}.}$ 




PAGE 35

ISSUE 2

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(I) - THRESHOLD VOLTAGE N-CHANNEL


#### FIGURE 4(m) - THRESHOLD VOLTAGE P-CHANNEL



#### FIGURE 4(n) - INPUT CLAMP VOLTAGE (VSS)

#### FIGURE 4(o) - INPUT CLAMP VOLTAGE (VDD)





#### **NOTES**

1. Each input to be tested separately.

#### **NOTES**


1. Each input to be tested separately.

PAGE 36

ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(p) - INPUT CAPACITANCE



#### **NOTES**


- 1. Each input to be tested separately.
- 2. f = 500kHz to 1MHz.

PAGE 37


ISSUE 2

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(q) - PROPAGATION DELAY AND TRANSITION TIME



#### **VOLTAGE WAVEFORMS**



#### **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns, t = 500kHz.



PAGE 38

ISSUE 2

#### **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	nA
33 to 36	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
41 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	±15 (1)	%
105	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.3	V
106	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	V

#### **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 39

ISSUE 2

#### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	V <sub>OUT</sub>	Open	_
3	Inputs - (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	V <sub>IN</sub>	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

#### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-4-7-9-12-14-17-19)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

## **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 40

ISSUE 2

## TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	ICS SYMBOL CO		UNIT	
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C	
2	Outputs - (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	V <sub>OUT</sub>	$V_{\mathrm{DD/2}}$	Vdc	
3	Inputs - (Pins D/F 1-5-8-12) (Pins C 2-7-12-17)	V <sub>IN</sub>	$V_{DD}$	Vdc	
4	Inputs - (Pins D/F 2-6-9-13) (Pins C 4-9-14-19)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac	
5	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac	
6	Pulse Frequency Square Wave	f	50k≤f<1M 50% Duty Cycle	Hz	
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc	
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc	

#### **NOTES**


1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 41

ISSUE 2


#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

#### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 42

ISSUE 2

## FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



## NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'C'

PAGE 43

## 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 44

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 4	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±50	-	ı	nA
5 to 12	Input Current Low Level	I <sub>IL</sub>	As per Table 2	As per Table 2	-	,	-50	nA
13 to 20	Input Current High Level	l <sub>IH</sub>	As per Table 2	As per Table 2	-	1	50	nA
21 to 24	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	•	0.05	V
25 to 32	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
33 to 36	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
37 to 40	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
41 to 48	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
49 to 56	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
57 to 64	Positive Trigger Threshold Voltage	V <sub>TP1</sub>	As per Table 2	As per Table 2	-	2.2	3.6	V
65 to 72	Positive Trigger Threshold Voltage	V <sub>TP2</sub>	As per Table 2	As per Table 2	-	6.8	10.8	V
73 to 80	Negative Trigger Threshold Voltage	V <sub>TN1</sub>	As per Table 2	As per Table 2	-	0.9	2.8	٧

#### **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 45

ISSUE 2

## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
140.	NO. CHARACTERISTICS		TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
81 to 88	Negative Trigger Threshold Voltage	V <sub>TN2</sub>	As per Table 2	As per Table 2	-	4.0	7.4	V
89 to 96	Hysterisis Voltage	V <sub>H1</sub>	As per Table 2	As per Table 2	-	0.3	1.6	V
97 to 104	Hysterisis Voltage	V <sub>H2</sub>	As per Table 2	As per Table 2	-	1.6	5.0	V
105	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	V
106	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	-	-	V



Rev. 'C'

PAGE 46

ISSUE 2

## **APPENDIX 'A'**

Page 1 of 1

#### AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		