

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS HEX SCHMITT TRIGGERS, BASED ON TYPE 40106B

ESCC Detail Specification No. 9409/005

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 42

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS HEX SCHMITT TRIGGERS, BASED ON TYPE 40106B

ESA/SCC Detail Specification No. 9409/005



space components coordination group

		Appro	Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	May 1992	To no me en	f. lut	
Revision 'A'	July 1994	Pomment	A vom	
Revision 'B'	July 2000	Sa mitt	Hom	
Revision 'C'	May 2001	Sa mitt	A or	



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date			Approved DCR No.
			es Issue 1 and incorporates all modifications defined in 1 and the following DCR's:-	
		Revision 'A' to Issue Cover Page DCN Para. 1.1 Para. 1.10 Table 1(a) Table 1(b) Figure 2(a) Figure 2(b) Figure 2(c) Figure 2(d) Notes to Figures Figure 3(b) Figure 3(c) Figure 3(d) Para. 4.2.2 Para. 4.2.4 Para. 4.2.5 Para. 4.4.2	 1 and the following DCR's:- "having fully buffered outputs", added in first sentence Last sentence rewritten to include ESD Class and Minimum Critical Path Failure Voltage Table amended Lead Material and/or Finish amended No. 9, package soldering temperatures changed Notes - Note 6 added Table corrected "CKT A" deleted from Title Figure deleted in toto Title amended to "2(c)" Table corrected In Title and Note 1, 2(d) amended to "2(c)" Existing entry deleted and Table and Note added "(Each Trigger)" added to Title Existing drawing deleted and new drawing added Existing drawing deleted and new drawing added Deviation deleted, "None." added Deviation deleted, "None." added Deviation deleted, "None." added Material Type and Finishes amended Third sentence amended to read "2(c)" Corrected to read "5(a), 5(b) and 5(c)" Nos. 1 and 2, "dc" added to voltages Nos. 23 to 28, "VouT = Open" added Nos. 77 to 82, 83 to 88, in Conditions, Note number amended to "5" Nos. 91 to 96, Limits Column amended Nos. 97 to 102, "CKT A" deleted from first measurement and "CKT B" entry deleted in toto , Test Figure reference corrected to "4(o)" 	22398 22398 23520
			: Nos. 103 to 108, Test Figure reference corrected to "4(p)", in Conditions, Note number amended	23520 23520
			to "6" : Nos. 109 to 112, Test Figure reference corrected to	23520
			"4(q)" , in Conditions, Note number amended	23520
		Notes	to "7" : Note 1 corrected to read "4(a)" : Note 7 moved to follow Note 4, renumbered "5" and all subsequent notes renumbered	23520 23520
		Figure 4(d)	subsequent notes renumbered : Title corrected	23520



Rev. 'C'

PAGE 2A ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	
		Figures 4(e), (g) : "V _{IH} " deleted and connection made to "V _{DD} " Figures 4(f), (h) : Input entry deleted and replaced by "All Inputs" : All inputs connected to "V _{SS} " Figures 4(g), (h) : Output circuit amended Figures 4(i), (j) : Note added Figures 4(l), (m) : "A Input" added to Grounded connection and "All Other Inputs" to the remainder Figure 4(n) : Note added Figure 4(p) : Renumbered to "4(o)" and Note added : All subsequent figures renumbered Figure 4(r) : Now 4(q), Voltage Waveforms amended Tables 5(a), (b) : Titles amended Table 5(b) : No. 3, in Characteristics, Pin 8 amended to "9" Table 5(c) : Original No. 4 renumbered "3", Pins "1, 5, 11" added and all subsequent tests renumbered Figures 5(a), (b) : Titles amended : Resistance values deleted Figure 5(c) : Pins "1, 5, 11" disconnected from V _{DD} and connected to "V _{GEN} " : Resistance values deleted Paras. 4.8.4 and 4.8.5: Reference to Table and Figure corrected to "5(c)" Table 6 : Title amended : Nos. 11 to 16, Max. Limit corrected	23520 23520 23520 23520 23520 23520 23520 23520 23162 23162 22897 22897 23162 23520 22897 23520 22897
'A'	July '94	P1. Cover Page P2A. DCN P6. Table 1(a) : Lead Material and/or Finish amended P8. Figure 2(b) : Drawing altered : Dimension F (Max) amended P10. Notes : Note 7 added P14. Para. 4.3.2 : Weights amended 4.4.2 : Lead Finish, Types amended	None None 221049 23540 23540 23540 23539 221049
'B'	Jul. '00	P1. Cover Page P2A. DCN P6. Table 1(a) : Variants 08 and 09 added P7. Figure 2(a) : Side elevation amended : Dimension 'C' amended P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P10. Notes to Figures : Title amended P10A. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles P14. Para. 4.3.2 : SO package added to text Para. 4.4.2 : SO package added to text Para. 4.5.2 : SO package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567
,C,	May '01	P1. Cover page : Page count incremented by 1 P2A. DCN	221602 None



Rev. 'C'

PAGE 2B

ISSUE 2

DOCUMENTATION CHANGE NOTICE



PAGE

ISSUE 2

3

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	13
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.	REQUIREMENTS	13
4.1	General	13
4.2	Deviations from Generic Specification	13
4.2.1	Deviations from Special In-process Controls	13
4.2.2	Deviations from Final Production Tests	13
4.2.3	Deviations from Burn-in Tests	13
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	13
4.2.5	Deviations from Lot Acceptance Tests	14
4.3	Mechanical Requirements	14
4.3.1	Dimension Check	14
4.3.2	Weight	14
4.4	Materials and Finishes	14
4.4.1	Case	14
4.4.2	Lead Material and Finish	14
4.5	Marking	14
4.5.1	General	14
4.5.2	Lead Identification	14
4.5.3	The SCC Component Number	15
4.5.4	Traceability Information	15
4.6	Electrical Measurements	15
4.6.1	Electrical Measurements at Room Temperature	15
4.6.2	Electrical Measurements at High and Low Temperatures	15
4.6.3	Circuits for Electrical Measurements	15
4.7	Burn-in Tests	15
4.7.1	Parameter Drift Values Conditions for H.T.R.B. and Burn-in	15 15
4.7.2		15
4.7.3 4.8	Electrical Circuits for H.T.R.B. and Burn-in Environmental and Endurance Tests	39
4.8 4.8.1	Electrical Measurements on Completion of Environmental Tests	39
4.8.1	Electrical Measurements of Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests	39
4.8.3	Electrical Measurements on Completion of Endurance Tests	39
4.8.4	Conditions for Operating Life Test	39
4.8.5	Electrical Circuits for Operating Life Tests	39
4.8.6	Conditions for High Temperature Storage Test	39



Rev. 'C'

PAGE 4

ISSUE 2

TABLES	<u>3</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	16
	Electrical Measurements at Room Temperature, a.c. Parameters	20
3(a)	Electrical Measurements at High Temperature	21
3(b)	Electrical Measurements at Low Temperature	24
4	Parameter Drift Values	34
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	35
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	35
5(c)	Conditions for Burn-in Dynamic	36
6	Electrical Measurements on Completion of Environmental Tests and	40
	at Intermediate Points and on Completion of Endurance Testing	
FIGURE	<u>s</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	11
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	12
3(e)	Input Protection Network	12
4	Circuits for Electrical Measurements	27
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Electrical Circuit for Burn-in Dynamic	38
APPENI	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	42



Rev. 'C'

PAGE

5

ISSUE 2

1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Hex Schmitt Trigger, having fully buffered outputs, based on Type 40106B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'C'

PAGE 6 ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from + 3V to + 15V with reference to VSS.
- V_{DD} + 0.5V should not exceed + 18V.
 The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




Rev. 'B'


PAGE 7

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIM	MILLIMETRES	
STIVIBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	,
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
M	0.33	0.43	
N	4.31	TYPICAL	




Rev. 'A'

PAGE 8

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN






Rev. 'B'

PAGE 9

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	MILLIMETRES	
DIVILIAGIONS	MIN	MAX	NOTES
Α	1.14	1.95	
A1	1.63	2.36	
всс₁о	0.55	0.72	3
C	1.06	1.47	3
C ₁	1.91	2.41	
	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2 E	7.62	TYPICAL	
느	8.67	9.09	
E1	7.21	7.52	4
e, e1	1.27	TYPICAL	4
e2	7.62	TYPICAL	
f, g	- 4 04	0.76	
h, h1	1.01	TYPICAL	6 5
j, j1	0.51	TYPICAL	ט



Rev. 'B'

PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




Rev. 'B'

PAGE 10A

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



CYMPOL	MILLIMETRES		NOTES
SYMBOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



Rev. 'B'


PAGE 11


ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE





TOP VIEW

TOP VIEW

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14

CHIP CARRIER PIN OUTS 2 4 5 6 7 9 10 12 14 15 16 17 19 20

FIGURE 3(b) - TRUTH TABLE

INPUT	Α	В	С	D	E	F
OUTPUT	G	Н	l	J	К	L

NOTES

1. Positive Logic: $G = \overline{A}$.



PAGE 12

ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH TRIGGER)




FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 13

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

P_{DSO} - Single Output Power Dissipation

CKT - Circuit

V_{TP} - Positive Trigger Threshold Voltage
 V_{TN} - Negative Trigger Threshold Voltage

V_H - Hysteresis (V_{TP} - V_{TN})

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.



Rev. 'B'

PAGE 14

ISSUE 2

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 15

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		9409005018
Detail Specification Number .		
Type Variant, as applicable		
Testing Level (B or C, as appro	opriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 16

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONH
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	.	500	nA
5 to 10	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	1	-50	nA
11 to 16	Input Current High Level	I _{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	-	50	nA
17 to 22	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = \text{Open}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-	0.05	V
23 to 28	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: V_{IN} = 0Vdc V_{OUT} = Open All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	14.95		V



PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
29 to 34	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Gate Under Test: V_{IN} = 5Vdc V_{OUT} = 0.4Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	0.51	ı	mA
35 to 40	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	3.4	-	mA
41 to 46	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: V_{IN} = 0Vdc V_{OUT} = 4.6Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-0.51	-	mA
47 to 52	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-3.4	-	mA
53 to 58	Positive Trigger Threshold Voltage	V _{TP1}	-	4(i)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	2.2	3.6	V



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
59 to 64	Positive Trigger Threshold Voltage	V _{TP2}	-	4(i)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	6.8	10.8	V
65 to 70	Negative Trigger Threshold Voltage	V _{TN1}	-	4(j)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	0.9	2.8	V
71 to 76	Negative Trigger Threshold Voltage	V _{TN2}	-	4(j)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	4.0	7.4	V
77 to 82	Hysteresis Voltage	V _{H1}	-	4(k)	$V_{TP1} - V_{TN1}$ for $V_{DD} = 5Vdc$ Note 5 (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	0.3	1.6	V
83 to 88	Hysteresis Voltage	V _{H2}	-	4(k)	V _{TP2} – V _{TN2} for V _{DD} = 15Vdc Note 5 (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	1.6	5.0	V
89	Threshold Voltage N-Channel	V _{THN}	-	4(I)	A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
90	Threshold Voltage P-Channel	V _{THP}	-	4(m)	A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.0	V



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT	
INO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
91 to 96	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(n)	I_{IN} (Under Test) = -100 μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	-	-2.0	V
97 to 102	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(0)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30kΩ (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	3.0	-	V

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a). $V_{OH} \ge V_{DD} 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Measure each value of IDD for the input conditions given in Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. V_{TP}, V_{TN} and V_H shall be measured as follows:-
 - (i) Step (V_{IN}) input from V_{SS} to a value equal to the minimum V_{TP} limit minus 100mV. From this value, increment V_{IN} in 50mV steps until the output (V_{OUT}) changes from V_{DD} to V_{SS} . Record this value and call it V_{TP} .
 - (ii) Step (V_{IN}) input from V_{DD} to a value equal to the maximum V_{TN} limit plus 100mV. From this value, decrement V_{IN} in 50mV steps until the output (V_{OUT}) changes from V_{SS} to V_{DD} . Record this value and call it V_{TN} .
 - (iii) V_H is defined as V_{TP} V_{TN}; compare V_H with the specified limits.
- Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).

PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
IVO.	CHANACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
103 to 108	Input Capacitance	C _{IN}	3012	4(p)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0Vdc Note 6 (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	•	7.5	pF
109	Propagation Delay Low to High	t _{PLH}	3003	4(q)	V_{IN} (Under Test) = Pulse Generator V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 13 to 12 19 to 17	-	230	ns
110	Propagation Delay High to Low	t _{PHL}	3003	4(q)	V_{IN} (Under Test) = Pulse Generator V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 Pins D/F Pins C 13 to 12 19 to 17	ı	230	ns
111	Transition Time Low to High	tтLH	3004	4(q)	V _{IN} (Under Test) = Pulse Generator V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 12) (Pin C 17)	•	150	ns
112	Transition Time High to Low	t _{THL}	3004	4(q)	V _{IN} (Under Test) = Pulse Generator V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pin D/F 12) (Pin C 17)	-	150	ns



PAGE 21

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C

NO	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LiM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
3 to 4	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	1	15	μА
5 to 10	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	-	-100	nA
11 to 16	Input Current High Level	ΙΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	-	100	nA
17 to 22	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: V_{IN} = 15Vdc V_{OUT} = Open All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-	0.05	V
23 to 28	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 0 \text{pen}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	14.95	-	V



PAGE 22

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

NO.	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
29 to 34	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Gate Under Test: V_{IN} = 5Vdc V_{OUT} = 0.4Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	0.36	1	mA
35 to 40	Output Drive Current N-Channel	I _{OL2}	-	4(g)	Gate Under Test: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	2.4	-	mA
41 to 46	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 4.6 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-0.36	-	mA
47 to 52	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-2.4	-	mA
53 to 58	Positive Trigger Threshold Voltage	V _{TP1}	-	4(i)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	2.2	3.6	V



PAGE 23

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINIT
59 to 64	Positive Trigger Threshold Voltage	V _{TP2}	-	4(i)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	6.8	10.8	V
65 to 70	Negative Trigger Threshold Voltage	V _{TN1}	-	4(j)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	0.9	2.8	V
71 to 76	Negative Trigger Threshold Voltage	V _{TN2}	-	4(j)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	4.0	7.4	V
77 to 82	Hysteresis Voltage	V _{H1}	-	4(k)	$V_{TP1} - V_{TN1}$ for $V_{DD} = 5Vdc$ Note 5 (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	0.3	1.6	V
83 to 88	Hysteresis Voltage	V _{H2}	-	4(k)	V _{TP2} – V _{TN2} for V _{DD} = 15Vdc Note 5 (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	1.6	5.0	V
89	Threshold Voltage N-Channel	V _{THN}	-	4(1)	A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
90	Threshold Voltage P-Channel	V _{THP}	-	4(m)	A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 24

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMI	TS	UNIT
NO.	CHARACTERISTICS	STWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 4	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
5 to 10	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	ı	-50	nA
11 to 16	Input Current High Level	I _{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	-	50	nA
17 to 22	Output Voltage Low Level	V _{OL}	3007	4(e)	Gate Under Test: $V_{IN} = 15 V dc$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0 V dc$ $V_{DD} = 15 V dc, V_{SS} = 0 V dc$ (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-	0.05	V
23 to 28	Output Voltage High Level	V _{OH}	3006	4(f)	Gate Under Test: V_{IN} = 0Vdc V_{OUT} = Open All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	14.95	-	V



PAGE 25

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

N.O.		0.44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
29 to 34	Output Drive Current N-Channel	l _{OL1}	-	4(g)	Gate Under Test: V_{IN} = 5Vdc V_{OUT} = 0.4Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	0.64	-	mA
35 to 40	Output Drive Current N-Channel	l _{OL2}	-	4(g)	Gate Under Test: $V_{IN} = 15 \text{Vdc}$ $V_{OUT} = 1.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	4.2	-	mA
41 to 46	Output Drive Current P-Channel	I _{OH1}	-	4(h)	Gate Under Test: $V_{IN} = 0Vdc$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-0.64	-	mA
47 to 52	Output Drive Current P-Channel	I _{OH2}	-	4(h)	Gate Under Test: $V_{IN} = 0 \text{Vdc}$ $V_{OUT} = 13.5 \text{Vdc}$ All Other Gates: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 4 (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	-4.2	-	mA
53 to 58	Positive Trigger Threshold Voltage	V _{TP1}	<u>-</u>	4(i)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	2.2	3.6	V



PAGE 26

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+ 5-0) °C (CONT'D)

		0.4450	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINET
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
59 to 64	Positive Trigger Threshold Voltage	V _{TP2}	-	4(i)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	6.8	10.8	V
65 to 70	Negative Trigger Threshold Voltage	V _{TN1}	-	4(j)	4(j) Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)		2.8	V
71 to 76	Negative Trigger Threshold Voltage	V _{TN2}	-	4(j)	Gate Under Test: V_{IN} = Note 5 All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	4.0	7.4	V
77 to 82	Hysteresis Voltage	V _{H1}	-	4(k)	$V_{TP1} - V_{TN1}$ for $V_{DD} = 5Vdc$ Note 5 (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	0.3	1.6	V
83 to 88	Hysteresis Voltage	V _{H2}	-	4(k)	V _{TP2} – V _{TN2} for V _{DD} = 15Vdc Note 5 (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	1.6	5.0	V
89	Threshold Voltage N-Channel	V _{THN}	-	4(I)	A Input at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
90	Threshold Voltage P-Channel	V _{THP}	-	4(m)	A Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.5	V

PAGE 27

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN					PIN	NN I	MBE	RS					D.C.	SUPPLY
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	0	1	1	0	1	0	0	1	0	1	0	1	0	V_{DD}
2	1	0	0	1	1	0	0	1	0	1	0	, 1		
3	1	0	1	0	0	1	0	1	0	1	0	1		
4	1	0	1	0	1	0	1	0	0	1	0	1		
5	1	0	1	0	1	0	0	1	1	0	0	1		
6	1	0	1	0	1	0	0	1	0	1	1	0		
7	1	0	0	1	0	1	1	0	1	0	1	0		
8	0	1	1	0	0	1	1	0	1	0	1	0		
9	0	1	0	1	1	0	1	0	1	0	1	0		
10	0	1	0	1	0	1	0	1	1	0	1	0		
11	0	1	0	1	0	1	1	0	0	1	1	0		
12	0	1	0	1	0	1	1	0	1	0	0	1	₩	. ↓

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

					PIN	NU N	MBE	RS					D.C. SUPPLY			
PATTERN NO.			INP	UTS				(OUTI	PUT	3		3.0.0	O		
	1	3	5	9	11	13	2	4	6	8	10	12	7	14		
1	1	1	1	1	1	1	Х	Χ	Χ	Х	Χ	Χ	V_{SS}	V_{DD}		
2	0	0	0	0	0	0	Х	Χ	Χ	Χ	Χ	Х	\	V		

NOTES

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.




PAGE 28


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





NOTES


1. Each gate to be tested separately.

NOTES

1. Each gate to be tested separately.


FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each output to be tested separately.



NOTES

1. Each output to be tested separately.




PAGE 29

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT




NOTES

1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.

FIGURE 4(i) - POSITIVE TRIGGER THRESHOLD VOLTAGE



NOTES

1. See Note 5 to Table 2.




PAGE 30

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(j) - NEGATIVE TRIGGER THRESHOLD VOLTAGE



NOTES

1. See Note 5 to Table 2.

FIGURE 4(k) - HYSTERESIS VOLTAGE



 $\frac{\text{NOTES}}{1. \quad V_H = V_{TP} \ - \ V_{TN}.}$




PAGE 31

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(I) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(m) - THRESHOLD VOLTAGE P-CHANNEL








FIGURE 4(n) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(o) - INPUT CLAMP VOLTAGE (VDD)





NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 32

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - INPUT CAPACITANCE



NOTES

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




PAGE 33


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(q) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.



PAGE 34

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 75	nA
29 to 34	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
41 to 46	Output Drive Current P-Channel	Іон1	As per Table 2	As per Table 2	± 15 (1)	%
89	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
90	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	V

 $\label{eq:notes} \underline{\text{NOTES}}_{\text{1.}} \quad \text{Percentage of limit value if voltage is the measurement function.}$



PAGE 35

ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	V _{IN}	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	V _{IN}	V_{DD}	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 36

ISSUE 2

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC


NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 2-4-6-8-10-12) (Pins C 4-6-9-12-15-17)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 1-3-5-9-11-13) (Pins C 2-5-7-14-16-19)	V _{IN}	V_{GEN}	Vac
4	Pulse Voltage	V _{GEN}	0 to V _{DD}	Vac
5	Pulse Frequency Square Wave	f	50k≤f<1M 50% Duty Cycle	Hz
6	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	. 15	Vdc
7	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	Ground	Vdc



PAGE 37

ISSUE 2


FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 38

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'C'

PAGE 39

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHART IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 40

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	OLIA DA OTEDIOTIO	0)44501	SPEC. AND/OR	TEST	CHANGE			UNIT
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	_	-	-	-
3 to 4	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 75	-	-	nA
5 to 10	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	-		-50	nA
11 to 16	Input Current High Level	Iн	As per Table 2	As per Table 2	- -	-	50	nA
17 to 22	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
23 to 28	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	٧
29 to 34	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
35 to 40	Output Drive Current N-Channel	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	_	%
41 to 46	Output Drive Current P-Channel	Іон1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
47 to 52	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
53 to 58	Postive Trigger Threshold Voltage	V _{TP1}	As per Table 2	As per Table 2	-	2.2	3.6	٧
59 to 64	Postive Trigger Threshold Voltage	V _{TP2}	As per Table 2	As per Table 2	-	6.8	10.8	٧

NOTES 1. Percentage of limit value if voltage is the measurement function.



PAGE 41

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

NO	NO. CHARACTERISTICS		SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
110.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
65 to 70	Negative Trigger Threshold Voltage	V _{TN1}	As per Table 2	As per Table 2	-	0.9	2.8	V
71 to 76	Negative Trigger Threshold Voltage	V _{TN2}	As per Table 2	As per Table 2	-	4.0	7.4	V
77 to 82	Hysteresis Voltage	V _{H1}	As per Table 2	As per Table 2	-	0.3	1.6	V
83 to 88	Hysteresis Voltage	V _{H2}	As per Table 2	As per Table 2	-	1.6	5.0	V
89	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-	-	V
90	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-	-	V



Rev. 'C'

PAGE 42

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.