

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL MONOSTABLE MULTIVIBRATOR, BASED ON TYPE 4098B

ESCC Detail Specification No. 9206/003

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 55

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL MONOSTABLE MULTIVIBRATOR, BASED ON TYPE 4098B

ESA/SCC Detail Specification No. 9206/003



# space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 4	April 2001	Sa Mitt	Arm



PAGE 2

ISSUE 4

# **DOCUMENTATION CHANGE NOTICE**

	DOCOMENTATION CHANGE NOTICE				
Rev.	Rev.	CHANGE	Approved		
Letter	Date	Reference Item			
Loudi	Date	Tiolorono itali	DCR No.		
		This Issue supersedes Issue 3 and incorporates all modifications defined in			
		Revisions 'A', 'B' and 'C' to Issue 3 and the changes agreed in the following			
		DCRs:-			
		Cover page	None		
		DCN	None		
		Para. 1.3 : New sentence added	221602		
		Table 1(a) : Variants 10 and 11 added	221565		
		Table 1(b) : No. 8, Maximum temperature amended	221602		
		Figure 2(a) : Side elevation corrected	221565		
		: Dimension 'C' amended Figure 2(c) : In the drawing, Pin No. 20 location corrected	221565 221550		
į		Figure 2(e) : New page added	221565		
		Notes to Figures : Title amended	221565		
		Figure 3(a) : Left-hand Title amended	221565		
		: "SO" added to comparison Titles	221565		
1	1	Para. 4.3.2 : SO package added to the text	221565		
		Para. 4.4.2 : SO package added to the text	221565		
		Para. 4.5.2 : SO package added to the text	221565		
1		Para. 4.8.6 : Last sentence deleted, new text added	221602		
1	i	Appendix 'A' : Appendix added	221602		
			j		
1			ì		
1	ŀ		<b>l</b>		
	ŀ				
1		1			
Ĭ	1				
Į.	Į.		Į.		
	[				
	İ				
1					
1			1		
Ī					
I	Į.				
1					
Ì			1		
1	ļ				
1					
1					
1	1				
1	1	}			
1		1			
1		}			
l			1		



PAGE 3

ISSUE 4

#### **TABLE OF CONTENTS**

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	18
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1	Electrical Measurements at Room Temperature	19
4.6.2	Electrical Measurements at High and Low Temperatures	19
4.6.3	Circuits for Electrical Measurements	19
4.7	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.1	Conditions for HTRB and Burn-in	
4.7.2	Electrical Circuits for HTRB and Burn-in	19
		19
4.8 4.8.1	Environmental and Endurance Tests	52
	Electrical Measurements on Completion of Environmental Tests	52
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	52
4.8.3	Electrical Measurements on Completion of Endurance Tests	52
4.8.4	Conditions for Operating Life Test	52
4.8.5	Electrical Circuits for Operating Life Tests	52
4.8.6	Conditions for High Temperature Storage Test	52



PAGE 4

ISSUE 4

TADI EC		Page
<u>TABLES</u>		
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	25
3(a)	Electrical Measurements at High Temperature	28
3(b)	Electrical Measurements at Low Temperature	33
4	Parameter Drift Values	47
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	48
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	48
5(c)	Conditions for Burn-in Dynamic	49
6	Electrical Measurements on Completion of Environmental Tests and	53
	at Intermediate Points and on Completion of Endurance Testing	
FIGURE	<u>s</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	38
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	50
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	50
5(c)	Electrical Circuit for Burn-in Dynamic	51
APPENE	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	55



PAGE

ISSUE 4

5

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual Monostable Multivibrator, having fully buffered outputs, based on Type 4098B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 4

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	$V_{DD}$	-0.5 to +18	٧	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	Note 3
4	D.C. Output Current	±1 <sub>0</sub>	10	mA	Note 4
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 5
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+300 +245	°C	Note 6 Note 7

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD}$  +0.5V should not exceed +18V.
- 3. Any 1 input.
- 4. The maximum output current of any single output.
- 5. The maximum power dissipation of any single output.
- 6. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 7. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 4

### FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE 8

ISSUE 4

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN






PAGE 9

ISSUE 4

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVILITOIONO	MIN	MAX	NOTES
A A1 B C C <sub>1</sub>	1.14 1.63 0.55 1.06	1.95 2.36 0.72 1.47	3 3
C <sub>1</sub> D D1 d, d1 d2 E	1.91 8.67 7.21 1.27 7.62 8.67	2.41 9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	1.01 0.51	0.76 TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 4

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDUL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
$\ell$	1.14	1.50	




PAGE 11

ISSUE 3

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 4

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16-pin packages 14 spaces. 20-terminal packages 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 4

#### FIGURE 3(a) - PIN ASSIGNMENT

#### DUAL-IN-LINE, SO AND FLAT PACKAGES

#### CHIP CARRIER PACKAGE



TOP VIEW TOP VIEW

#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS** 



PAGE 14

ISSUE 4

#### FIGURE 3(b) - TRUTH TABLE (EACH MONOSTABLE)

INPUTS		OTHER	OUTF	PUTS	FUNCTION	
+ Trigger	-Trigger	Reset	CONNECTIONS	Q	Q	FONCTION
Ţ	Н	Н	-	, <b>1</b>	1	Leading-Edge Trigger/ Retriggerable
Г	-	Н	-Trigger to Q	<b>↑</b>	-	Leading-Edge Trigger/ Non-Retriggerable
L	l	Н	-	1	Ţ	Trailing-Edge Trigger/ Retriggerable
_	l	Н	+ Trigger to Q	-	<b>+</b>	Trailing-Edge Trigger/ Non-Retriggerable
L	Н	L	-	-	-	Unused Section

NOTES:


- Logic Level Definitions: L = Low Level, H = High Level
   J = Positive-going Transition, L = Negative-going Transition
   → = State change Low to High, → = State change High to Low



PAGE 15

ISSUE 4


#### FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH MONOSTABLE)




PAGE 16

ISSUE 4

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM



#### FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 17

ISSUE 4

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit

#### 4. REQUIREMENTS

#### 4.1 GENERAL REQUIREMENTS

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 18

ISSUE 4

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the Chip Carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2 (c).



PAGE 19

ISSUE 4

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		<u>920600302B</u>
Detail Specification Number	•	
Type Variant, as applicable	:	
Testing Level (B or C, as appropriate)		

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $\pm 22\pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 4

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	1	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	•
3 to 14	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
15 to 20	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	•	-50	nA
21 to 26	Input Current High Level	Ιн	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	•	50	nA
27 to 28	Output Voltage Low Level - Q Outputs	V <sub>OL1</sub>	3007	4(e)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = Open$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 6-10) (Pins C 7-12)	-	0.05	V
29 to 30	Output Voltage Low Level - Q Outputs	V <sub>OL2</sub>	3007	4(e)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = Open$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 7-9) (Pins C 9-11)	-	0.05	V



PAGE 21

ISSUE 4

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNI
31 to 32	Output Voltage High Level - Q Outputs	V <sub>OH1</sub>	3006	4(f)	Monostable Under Test:  V <sub>IN</sub> (All Inputs) = 15Vdc  V <sub>OUT</sub> = Open Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 6-10) (Pins C 7-12)	14.95	-	V
33 to 34	Output Voltage High Level - Q Outputs	V <sub>OH2</sub>	3006	4(f)	Monostable Under Test:  V <sub>IN</sub> (Reset) = 0Vdc  V <sub>IN</sub> (+ Trigger) = 0Vdc  V <sub>IN</sub> (-Trigger) = 15Vdc  V <sub>OUT</sub> = Open  Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  (Pins D/F 7-9)  (Pins C 9-11)	14.95	-	V
35 to 36	Output Drive Current N-Channel - Q Outputs	I <sub>OL1</sub>	-	4(g)	Monostable Under Test:  V <sub>IN</sub> (Reset) = 0Vdc  V <sub>IN</sub> (+ Trigger) = 0Vdc  V <sub>IN</sub> (-Trigger) = 5Vdc  V <sub>OUT</sub> = 0.4Vdc  Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 6-10)  (Pins C 7-12)	0.51	-	mA
37 to 38	Output Drive Current N-Channel - Q Outputs	lOL2	-	4(g)	Monostable Under Test:  V <sub>IN</sub> (All Inputs) = 5Vdc  V <sub>OUT</sub> = 0.4Vdc Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4  (Pins D/F 7-9)  (Pins C 9-11)	0.51	-	mA



PAGE 22

ISSUE 4

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
39 to 40	Output Drive Current N-Channel - Q Outputs	l <sub>OL3</sub>	<del>-</del>	4(g)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+ Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = 1.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	3.4	-	mA
41 to 42	Output Drive Current N-Channel - Q Outputs	I <sub>OL4</sub>	-	4(g)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 1.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 7-9) (Pins C 9-11)	3.4	-	mA
43 to 44	Output Drive Current P-Channel - Q Outputs	1 <sub>ОН1</sub>	-	4(h)	Monostable Under Test: $V_{IN}(All\ Inputs) = 5Vdc$ $V_{OUT} = 4.6Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	-0.51	-	mA
45 to 46	Output Drive Current P-Channel - Q Outputs	l <sub>OH2</sub>		4(h)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 5Vdc$ $V_{OUT} = 4.6Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 7-9) (Pins C 9-11)	-0.51	-	mA



PAGE 23

ISSUE 4

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	OLIADA OTEDIOTIO	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
47 to 48	Output Drive Current P-Channel - Q Outputs	Іонз	-	4(h)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	-3.4	1	mA
49 to 50	Output Drive Current P-Channel - Q Outputs	I <sub>OH4</sub>	-	4(h)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 7-9) (Pins C 9-11)	-3.4	-	mA
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		44)	V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc,V <sub>SS</sub> = 0Vdc Note 5	4.5	-	.,
51	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	-	0.5	V
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc,V <sub>SS</sub> = 0Vdc Note 5	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-		(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	-	1.5	

PAGE 24

ISSUE 4

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CUADACTEDICTION	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
53	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	+ Trigger(1) Input at Ground. C <sub>x</sub> (1), Reset (1), C <sub>x</sub> (2) and Reset (2) Inputs connected to V <sub>SS</sub> All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
54	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	+ Trigger(1) Input at Ground. All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
55 to 60	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	-2.0	V
61 to 66	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30k $\Omega$ (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	3.0	-	V



PAGE 25

ISSUE 4

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	OLIADA OTEDIOTIOS	CVAADOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
67 to 72	Input Capacitance	C <sub>IN</sub>	3012	4(m)	V <sub>IN</sub> (Not under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	7.5	pF
73	Propagation Delay Low to High + Trigger to Q	tPLH1	3003	4(n)	$\begin{array}{lll} \text{V}_{\text{IN}} \text{ (Under Test)} &=& \text{Pulse} \\ \text{Generator} \\ \text{V}_{\text{IN}} \text{(All Other Inputs)} \\ &=& 5 \text{Vdc} \\ \text{V}_{\text{DD}} &=& 5 \text{Vdc}, \text{V}_{\text{SS}} &=& 0 \text{Vdc} \\ \text{Note 7} \\ &=& \frac{\text{Pins D/F}}{4 \text{ to 6}} & \frac{\text{Pins C}}{5 \text{ to 7}} \\ \end{array}$	-	500	ns
74	Propagation Delay Low to High Reset to Q	t <sub>PLH2</sub>	3003	4(n)	$\begin{array}{lll} V_{\text{IN}} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} \; (\text{All Other Inputs}) \\ = \; 5 \text{Vdc} \\ V_{\text{DD}} = \; 5 \text{Vdc}, \; V_{\text{SS}} \; = \; 0 \text{Vdc} \\ \text{Note7} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 3 \; \text{to 7} \qquad \qquad 4 \; \text{to 9} \\ \end{array}$	-	450	ns
75	Propagation Delay High to Low +Trigger to Q	tPHL1	3003	4(n)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 Pins D/F Pins C 4 to 7 5 to 9	-	500	ns
76	Propagation Delay High to Low Reset to Q	tpHL2	3003	4(n)	$\begin{array}{lll} V_{\text{IN}} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} (\text{All Other Inputs}) \\ = \; 5 \text{Vdc} \\ V_{\text{DD}} = \; 5 \text{Vdc}, \; V_{\text{SS}} = \; 0 \text{Vdc} \\ \text{Note7} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 3 \; \text{to 6} \qquad \qquad 4 \; \text{to 7} \\ \end{array}$	-	450	ns

PAGE 26

ISSUE 4

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
77	Transition Time Low to High	tтLH	3004	4(n)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 6) (Pin C 7)	-	200	ns
78	Transition Time High to Low	t <sub>THL</sub>	3004	4(n)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 7 (Pin D/F 7) (Pin C 9)	-	200	ns
79 to 80	Pulse Width match between the two monostables	-	-	4(n)	$C_X$ = 22nF, $R_X$ = 5k $\Omega$ $V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Reset) = 5Vdc Function = Trailing Edge Trigger/Non-Retriggerable $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 8 Pins D/F $Pins C5 to 6 6 to 711 to 10 14 to 12$	-	10	%



PAGE 27

ISSUE 4

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

#### **NOTES**

- GO-NO-GO Test, each pattern of Test Table 4 (a).
   V<sub>OH</sub> ≥ V<sub>DD</sub> 0.5Vdc V<sub>OL</sub> ≤ 0.5Vdc
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input or output under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less (see Annexe I of ESA/SCC 9000).
- 8. Measurement performed only for Lots where LAT2 is to be performed and only at LAT3 Level.



PAGE 28

ISSUE 4

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

							<del></del>	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		3,,,,,,,,	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	•	-	<u>-</u>
3 to 14	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	15	μА
15 to 20	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	-100	nA
21 to 26	Input Current High Level	lіН	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	100	nA
27 to 28	Output Voltage Low Level - Q Outputs	V <sub>OL1</sub>	3007	4(e)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = Open$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 6-10) (Pins C 7-12)	-	0.05	V
29 to 30	Output Voltage Low Level - Q Outputs	V <sub>OL2</sub>	3007	4(e)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = Open$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 7-9) (Pins C 9-11)	-	0.05	V



PAGE 29

ISSUE 4

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	CHADACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 32	Output Voltage High Level - Q Outputs	V <sub>OH1</sub>	3006	4(f)	Monostable Under Test:  V <sub>IN</sub> (All Inputs) = 15Vdc  V <sub>OUT</sub> = Open Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 6-10) (Pins C 7-12)	14.95	-	V
33 to 34	Output Voltage High Level - Q Outputs	V <sub>OH2</sub>	3006	4(f)	Monostable Under Test:  V <sub>IN</sub> (Reset) = 0Vdc  V <sub>IN</sub> (+ Trigger) = 0Vdc  V <sub>IN</sub> (-Trigger) = 15Vdc  V <sub>OUT</sub> = Open  Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  (Pins D/F 7-9)  (Pins C 9-11)	14.95	-	V
35 to 36	Output Drive Current N-Channel - Q Outputs	I <sub>OL1</sub>	-	4(g)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 5Vdc$ $V_{OUT} = 0.4Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	0.36	-	mA
37 to 38	Output Drive Current N-Channel - Q Outputs	l <sub>OL2</sub>	-	4(g)	Monostable Under Test:  V <sub>IN</sub> (All Inputs) = 5Vdc  V <sub>OUT</sub> = 0.4Vdc  Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 7-9)  (Pins C 9-11)	0.36	-	mA



PAGE 30

ISSUE 4

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
39 to 40	Output Drive Current N-Channel - Q Outputs	I <sub>OL3</sub>	1	4(g)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+ Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = 1.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	2.4	•	mA
41 to 42	Output Drive_Current N-Channel - Q Outputs	I <sub>OL4</sub>	-	4(g)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 1.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 7-9) (Pins C 9-11)	2.4	-	mA
43 to 44	Output Drive Current P-Channel - Q Outputs	I <sub>OH1</sub>	-	4(h)	Monostable Under Test: $V_{IN}(All\ Inputs) = 5Vdc$ $V_{OUT} = 4.6Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc,\ V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	-0.36	•	mA
45 to 46	Output Drive Current P-Channel - Q Outputs	I <sub>OH2</sub>	-	4(h)	Monostable Under Test:  V <sub>IN</sub> (Reset) = 0Vdc  V <sub>IN</sub> (+ Trigger) = 0Vdc  V <sub>IN</sub> (-Trigger) = 5Vdc  V <sub>OUT</sub> = 4.6Vdc  Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 7-9)  (Pins C 9-11)	-0.36	-	mA



PAGE 31

ISSUE 4

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

	OUADAGT DIGTICS	0)450	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINDT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
47 to 48	Output Drive Current P-Channel - Q Outputs	ІОН3	-	4(h)	Monostable Under Test: $V_{IN}(All\ inputs) = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	-2.4	-	mA
49 to 50	Output Drive Current P-Channel - Q Outputs	I <sub>OH4</sub>	-	4(h)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 7-9) (Pins C 9-11)	-2.4	-	mA
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-		V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc,V <sub>SS</sub> = 0Vdc Note 5	4.5	-	.,
51	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	_	0.5	V
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc,V <sub>SS</sub> = 0Vdc Note 5	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-		(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	-	1.5	



PAGE 32

ISSUE 4

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	ONIT
53	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	+ Trigger(1) Input at Ground. $C_x(1)$ , Reset (1), $C_x(2)$ and Reset (2) Inputs connected to $V_{SS}$ All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
54	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	+ Trigger(1) Input at Ground. All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> =10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 33

ISSUE 4

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		LINIT
						MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2		•	-
3 to 14	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
15 to 20	Input Current Low Level	IιL	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	•	-50	nA
21 to 26	Input Current High Level	ΙΗ	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	•	50	nA
27 to 28	Output Voltage Low Level - Q Outputs	V <sub>OL1</sub>	3007	4(e)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = Open$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 6-10) (Pins C 7-12)	-	0.05	V
29 to 30	Output Voltage Low Level - Q Outputs	V <sub>OL2</sub>	3007	4(e)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = Open$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 7-9) (Pins C 9-11)	-	0.05	V



PAGE 34

ISSUE 4

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		LINIT
						MIN	MAX	UNIT
31 to 32	Output Voltage High Level - Q Outputs	V <sub>OH1</sub>	3006	4(f)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = Open$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ (Pin D/F 6-10) (Pin C 7-12)	14.95	•	V
33 to 34	Output Voltage High Level - Q Outputs	V <sub>OH2</sub>	3006	4(f)	Monostable Under Test:  V <sub>IN</sub> (Reset) = 0Vdc  V <sub>IN</sub> (+ Trigger) = 0Vdc  V <sub>IN</sub> (-Trigger) = 15Vdc  V <sub>OUT</sub> = Open  Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc  (Pin D/F 7-9)  (Pin C 9-11)	14.95	~	V
35 to 36	Output Drive Current N-Channel - Q Outputs	I <sub>OL1</sub>	-	4(g)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 5Vdc$ $V_{OUT} = 0.4Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pin D/F 6-10) (Pin C 7-12)	0.64	-	mA
37 to 38	Output Drive Current N-Channel - Q Outputs	l <sub>OL2</sub>	-	4(g)	Monostable Under Test: $V_{IN}(All\ Inputs) = 5Vdc$ $V_{OUT} = 0.4Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pin D/F 7-9) (Pin C 9-11)	0.64	-	mA



PAGE 35

ISSUE 4

### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONLI
39 to 40	Output Drive Current N-Channel - Q Outputs	l <sub>OL3</sub>	-	4(g)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+ Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = 1.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	4.2	•	mA
41 to 42	Output Drive Current N-Channel - Q Outputs	I <sub>OL4</sub>	-	4(g)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 1.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc,\ V_{SS} = 0Vdc$ Note 4 (Pins D/F 7-9) (Pins C 9-11)	4.2	<b>-</b>	mA
43 to 44	Output Drive Current P-Channel - Q Outputs	I <sub>OH1</sub>	-	4(h)	Monostable Under Test:  V <sub>IN</sub> (All Inputs) = 5Vdc  V <sub>OUT</sub> = 4.6Vdc  Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 6-10)  (Pins C 7-12)	-0.64	-	mA
45 to 46	Output Drive Current P-Channel - Q Outputs	Іон2	-	4(h)	Monostable Under Test:  V <sub>IN</sub> (Reset) = 0Vdc  V <sub>IN</sub> (+ Trigger) = 0Vdc  V <sub>IN</sub> (-Trigger) = 5Vdc  V <sub>OUT</sub> = 4.6Vdc  Other Monostable:  V <sub>IN</sub> = 0Vdc  V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc  Note 4  (Pins D/F 7-9)  (Pins C 9-11)	-0.64	-	mA

NOTES: See Page 27.



PAGE 36

ISSUE 4

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
47 to 48	Output Drive Current P-Channel - Q Outputs	ІОН3	-	4(h)	Monostable Under Test: $V_{IN}(All\ Inputs) = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 6-10) (Pins C 7-12)	-4.2	1	mA
49 to 50	Output Drive Current P-Channel - Q Outputs	I <sub>OH4</sub>	-	4(h)	Monostable Under Test: $V_{IN}(Reset) = 0Vdc$ $V_{IN}(+Trigger) = 0Vdc$ $V_{IN}(-Trigger) = 15Vdc$ $V_{OUT} = 13.5Vdc$ Other Monostable: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 7-9) (Pins C 9-11)	-4.2	-	mA
F.1	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(-)	V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc,V <sub>SS</sub> = 0Vdc Note 5	4.5	-	.,
51	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	•	0.5	V
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(a)	V <sub>IL</sub> = 4Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc,V <sub>SS</sub> = 0Vdc Note 5	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-		(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	-	1.5	

NOTES: See Page 27.

PAGE 37

ISSUE 4

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55( +5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	MIL-STD FIG. D/F = DIP AND FP		MIN	MAX	ONT
53	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	+ Trigger(1) Input at Ground. $C_x(1)$ , Reset (1), $C_x(2)$ and Reset (2) Inputs connected to $V_{SS}$ All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	٧
54	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	+ Trigger(1) Input at Ground. All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> =10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V

NOTES: See Page 27.



PAGE 38

ISSUE 4

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - FUNCTIONAL TEST TABLE

		FIGURE 4							NUN				<u> </u>	
PATTERN NO.	NOTE	PIN CONNECT			INP	UTS			0	UTF	UT	S	D.C	. SUPPLY
100.		CONTRECT	3	4	5	11	12	13	6	7	9	10	8	16
1	1	2 to 12	0	0	1	1		Ö			1	0	0	$V_{DD}$
2			1	0	1	1		1			1	0		
3			1	1	1	1		1			1	0		
4			1	0	1	1		1			1	0	1	
5			0	0	1	1		1			0	1	<b>)</b>	
6			0	1	1	1		1			0	1		
7			1	1	1	1		1			0	1		
8			1	0	1	1		1			0	1		
9			1	0	0	1		1			0	1		
10			1	0	1	1		1			0	1		
11			0	0	1	1		1			0	1	1	
12			1	0	1	1		1			0	1		ľ
13		2 to 11	0	0	1		0	0	1		1	0		
14			1	0	1		0	1			1	0		
15			1	1	1		0	1			0	1		
16			1	0	1		0	1			0	1		
17			0	0	1		0	1			0	1		
18			0	1	1		0	1			0	1	1	]
19	1		1	1	1		0	1			0	1	1	1
20			1	1	1		0	1			0	1		
21			1	1	0		0	1			0	1	<u> </u>	l
22			1	1	1		0	1			0	1		
23			0	1	1		0	1			0	1	1 1	
24		↓	1	1	1		0	1			0	1		
25	1	4 to 14	0		1	1	0	0	0	1				
26	1		1		1	1	0	1	0	1			1	
27			1		1	1	1	1	0	1				
28			1		1	1	0	1	0	1				
29			1		1	1	0	0	1	0				
30			1		1	1	1	0	1	0				
31			1		1	1	1	1	1	0			1 1	
32	1		1		1	1	0	1	1	0				
33		\	1		1	0	0	1	1	0				, ↓

NOTES: See Page 39.

PAGE 39

ISSUE 4

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT'D)

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONT'D)

								PIN	NUI	ИВЕ	RS			
PATTERN NO.	NOTE	PIN CONNECT			ΝP	UTS			0	UTF	TU	s	D.C.	SUPPLY
			3	4	5	11	12	13	6	7	9	10	8	16
34	1	4 to 14	1		1	1	0	1	1	0			0	V <sub>DD</sub>
35			1		1	1	0	0	1	0				[ ]
36		<b>V</b>	1		1	1	0	1	1	0				
37		5 to 14	0	0		1	0	0	0	1				
38			1	0		1	0	1	0	1				
39			1	0		1	1	1	1	0				
40			1	0		1	0	1	1	0				
41			1	0		1	0	0	1	0				
42			1	0		1	1	0	1	0				
43			1	0		1	1	1	1	0				
44			1	0		1	0	1	1	0				
45			1	0		0	0	1	1	0			1	
46			1	0		1	0	1	1	0			1 )	
47			1	0		1	0	0	1	0				
48	1	<b> </b>	1	0		1	0	1	1	0				
49	2	-	0	0	1	0	0	1	0	1	1	0		
50		-	1	0	1	1	0	1	0	1	1	0		ļ
51	2	-	1	1	1	1	1	1	1	0	0	1		
52		] -	1	0	1	1	0	1	1	0	1	1		
(Pause of 2ms)														
53		_	1	0	1	1_	0	1	1	0	0	1	↓	<b>V</b>

#### NOTES

- Connect 100kΩ resistors from Pins 2 and 11 to V<sub>SS</sub>.
   Connection of external components to be defined by Manufacturer.
- Logic Level Definitions: 1 = V<sub>IH</sub> = V<sub>DD</sub>, 0 = V<sub>IL</sub> = V<sub>SS</sub>.
   Figure 4 (a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.



PAGE 40

ISSUE 4

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONT'D)

### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

								PIN	NUI	MBE	RS			
PATTERN NO.	NOTE	PIN CONNECT			INP	UTS			С	UTI	PUT	S	D.C.	SUPPLY
			3	4	5	11	12	13	6	7	9	10	8	16
1	1		0	0	1	1	0	0 .	0	1	1	0	0	$V_{DD}$
2		-	1	0	1	1	0	1	0	1	1	0		
3		-	1	1	1	1	1	1	1	0	0	1	1	
4		-	1	0	1	1	0	1	1	0	0	1		
5		-	0	0	1	1	0	0	0	1	1	0		
6		-	0	1	1	1	1	0	0	1	1	0	) i	
7		-	1	1	1	1	1	1	0	1	1	0		
8		-	1	0	1	1	0	1	0	1	1	0		
9		-	1	0	0	0	0	1	1	0	0	1		
10		_	1	0	1	1	0	1	1	0	0	1	1	
11		-	0	0	1	1	0	0	0	1	1	0		
12		-	1	0	1	1	0	1	0	1_	1	0	<b>V</b>	

### **NOTES**

- 1. Connect  $100k\Omega$  resistors from Pins 2 and 11 to VSS.
- 2. Connection of external components to be defined by Manufacturer.
- Logic Level Definitions: 1 = V<sub>IH</sub> = V<sub>DD</sub>, 0 = V<sub>IL</sub> = V<sub>SS</sub>.
   Figure 4 (b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.




PAGE 41

ISSUE 4

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



#### **NOTES**


1. Each input to be tested separately.

### **NOTES**

1. Each input to be tested separately.

#### FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

#### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**

- 1. Each output to be tested separately.
- 2. For Q Outputs: Reset and +Trigger to  $V_{SS}$ , -Trigger to  $V_{DD}$ .

For\_Q Outputs: All inputs to VDD.

### **NOTES**

- 1. Each output to be tested separately.
- 2. For Q Outputs: All inputs to V<sub>DD</sub>.

For  $\overline{Q}$  Outputs: Reset and +Trigger to  $V_{SS}$ , -Trigger to  $V_{DD}$ .




PAGE 42

ISSUE 4

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



### **NOTES**

- 1. Each output to be tested separately.
- 2. For Q Outputs: Reset and +Trigger to V<sub>SS</sub>, -Trigger to V<sub>DD</sub>. For Q Outputs: All inputs to V<sub>DD</sub>.

### FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



#### **NOTES**

- 1. Each output to be tested separately.


2. For Q Outputs: All inputs to  $V_{DD}$ . For Q Outputs: Reset and +Trigger to  $V_{SS}$ ,-Trigger to  $V_{DD}$ .

PAGE 43


ISSUE 4

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL



### FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL




PAGE 44

ISSUE 4

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)



### **NOTES**

1. Each input to be tested separately.

### FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)



#### **NOTES**


1. Each input to be tested separately.

PAGE 45

ISSUE 4

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - INPUT CAPACITANCE



### **NOTES**


- 1. Each input to be tested separately.
- 2. f = 500KHz to 1MHz

PAGE 46


ISSUE 4

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



#### **VOLTAGE WAVEFORMS**



**NOTES** 1. Pulse Generator -  $V_P$  = 0 to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns,  $t_r = 500$ KHz.



PAGE 47

ISSUE 4

# **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 14	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±75	nA
35 to 36	Output Drive Current N-Channel - Q Outputs	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
37 to 38	Output Drive Current N-Channel - Q Outputs	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	%
43 to 44	Output Drive Current P-Channel - Q Outputs	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
45 to 46	Output Drive Current P-Channel - Q Outputs	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	%
53	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	٧
54	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

**NOTES** 1. Percentage of limit value if voltage is the measurement function.



PAGE 48

### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 2-3-13-14) (Pins C 2-4-16-17)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc
4	Inputs - (Pins D/F 4-5-11-12) (Pins C 5-6-14-15)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

**NOTES** 1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

### TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 2-3-13-14) (Pins C 2-4-16-17)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 4-5-11-12) (Pins C 5-6-14-15)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

**NOTES** 1. Load Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

PAGE 49

ISSUE 4

### TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	V <sub>OUT</sub>	$V_{\mathrm{DD/2}}$	Vdc
3	Inputs - (Pins D/F 4-12) (Pins C 5-15)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac
4	Input - (Pin D/F 11) (Pin C 14)	V <sub>IN</sub>	Ground	Vac
5	Inputs - (Pins D/F 3-5) (Pins C 4-6)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
6	Pulse Voltage	$V_{GEN}$	0V to V <sub>DD</sub>	Vac
7	Pulse Frequency Square Wave	f	50k <f<1m 50% Duty Cycle</f<1m 	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc


**NOTES** 1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 50


ISSUE 4

### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



**NOTES:** 1. Pin numbers in parenthesis are for the Chip Carrier Package.

### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




**NOTES**: 1. Pin numbers in parenthesis are for the Chip Carrier Package.

PAGE 51

ISSUE 4

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



### **NOTES**

1. Pin numbers in parenthesis are for the Chip Carrier Package.



PAGE 52

ISSUE 4

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 <u>Electrical Measurements Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 (c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 53

ISSUE 4

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)		NAN	UNIT
					(4)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 14	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	•	-	nA
15 to 20	Input Current Low Level	ЦL	As per Table 2	As per Table 2	•	-	-50	nA
21 to 26	Input Current High Level	Ιн	As per Table 2	As per Table 2	-	-	50	nA
27 to 28	Output Voltage Low Level - Q Outputs	V <sub>OL1</sub>	As per Table 2	As per Table 2	-	-	0.05	٧
29 to 30	Output Voltage Low Level - Q Outputs	V <sub>OL2</sub>	As per Table 2	As per Table 2	-	~	0.05	V
31 to 32	Output Voltage High Level - Q Outputs	V <sub>OH1</sub>	As per Table 2	As per Table 2	-	14.95	-	٧
33 to 34	Output <u>Voltage</u> High Level - Q Outputs	V <sub>OH2</sub>	As per Table 2	As per Table 2	•	14.95	-	V
35 to 36	Output Drive Current N-Channel - Q Outputs	l <sub>OL1</sub>	As per Table 2	As per Table 2	±15 (1)	-	-	%
37 to 38	Output Drive Current N-Channel - Q Outputs	l <sub>OL2</sub>	As per Table 2	As per Table 2	±15 (1)	-	-	%
39 to 40	Output Drive Current N-Channel - Q Outputs	l <sub>OL3</sub>	As per Table 2	As per Table 2	±15 (1)	_	-	%
41 to 42	Output Drive Current N-Channel - Q Outputs	l <sub>OL4</sub>	As per Table 2	As per Table 2	±15 (1)	-	-	%
43 to 44	Output Drive Current P-Channel - Q Outputs	ІОН1	As per Table 2	As per Table 2	±15 (1)	-	-	%



PAGE 54

ISSUE 4

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONTINUED)

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
	CHARACTERISTICS	STWIDOL	TEST METHOD	TEST CONDITIONS	(Δ)	MIN	MAX	ONIT
45 to 46	Output Drive Current P-Channel - Q Outputs	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	•	•	%
47 to 48	Output Drive Current P-Channel - Q Outputs	I <sub>OH3</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
49 to 50	Output Drive Current P-Channel - Q Outputs	I <sub>OH4</sub>	As per Table 2	As per Table 2	± 15 (1)	1	-	%
51	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	A Table O	A. T. L.	-	4.5	-	
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	-	0.5	V
53	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧
54	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	-	-	٧

**NOTES** 1. Percentage of limit value if voltage is the measurement function.



PAGE 55

ISSUE 4

### APPENDIX 'A'

Page 1 of 1

### AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.