

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# HCMOS 1 OF 8 DATA SELECTORS/MULTIPLEXERS,

# WITH 3-STATE OUTPUTS

# **BASED ON TYPE 54HC251**

# ESCC Detail Specification No. 9408/048

# ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 45

# **INTEGRATED CIRCUITS, SILICON MONOLITHIC,**

# HCMOS 1 OF 8 DATA SELECTORS/MULTIPLEXERS,

# WITH 3-STATE OUTPUTS

# **BASED ON TYPE 54HC251**

ESA/SCC Detail Specification No. 9408/048

¥ ~~~~`	1	W.
a		<u>en la companya da comp</u>
	B	·

# space components coordination group

		Approv	/ed by
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
 Issue 2	March 2002	<u>7.)800</u>	A.
			-



### **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supercedes Issue 1 and incorporates all modifications defined in Revisions A, B, C and D to Issue 1 and the changes agreed by the following DCRs Cover page Para. 1.3 New sentence added Table 1(a) New Variants 12 and 13 added Figure 2(a) Side Elevation corrected Dimension C amended Figure 2(c) In the drawing, Pin No. 20 location corrected Figure 2(h) New Figure added Notes to Figures Title amended to include SO Figure 3(a) Titles amended to include SO Para. 4.3.2 Text amended to include SO Para. 4.4.2 New sentence inserted after 'No. 23500' Para. 4.5.2 Text amended to include SO Appendix 'B' Manufacturer reference changed New deviations added	None 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221563 221603 221603

		50750555555555555555555555555555555555	*****	202000000000000000000000000000000000000	
	L CAR			PAGE	3
1 Mary Contraction	ESA/SCO	Detail Specification	1		
	- I ,	No. 9408/048		ISSUE	2
		10. 0400/040			
			000000000000000000000000000000000000000		
	TABL	E OF CONTENTS			
					Page
1.	GENERAL				5
1.1	Scope				
1.2	Component Type Variants				5
1.3	Maximum Ratings				5
1.4	Parameter Derating Information				5
1.5	Physical Dimensions				5 5
1.6	Pin Assignment				5
1.7	Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
1.10	Handling Precautions				5
1.11	Input and Output Protection Networks				5
2.	APPLICABLE DOCUMENTS				
	M . LICHDEL DUCCHLINIG				19
3.	TERMS, DEFINITIONS, ABBREVIATI	ONS, SYMBOLS AND U	NITS		19
A					
4.	REQUIREMENTS				19
4.1	General				40
4.2	Deviations from Generic Specification				19 19
4.2.1	Deviations from Special In-process Cor	trols			19
4.2.2	Deviations from Final Production Tests				19
4.2.3	Deviations from Burn-in Tests				19
4.2.4	Deviations from Qualification Tests				19
4.2.5	Deviations from Lot Acceptance Tests				20
4.3 4.3.1	Mechanical Requirements				20
4.3.1	Dimension Check				20
4.3.2 4.4	Weight Materials and Finishes				20
4.4.1	Case				20
4.4.2	Lead Material and Finish				20
4.5	Marking				20
4.5.1	General				20
4.5.2	Lead Identification				20 20
4.5.3	The SCC Component Number				20 21
4.5.4	Traceability Information				21
4.6	Electrical Measurements				21
4.6.1	Electrical Measurements at Room Temp	perature			21
4.6.2	Electrical Measurements at High and Lo	w Temperatures			21
4.6.3	Circuits for Electrical Measurements				21
4.7 4.7.1	Burn-in Tests				21
4.7.2	Parameter Drift Values Conditions for H.T.R.B. and Power Burr	. h			21
4.7.3	Electrical Circuits for H.T.R.B. and Power Burr				21
4.8	Environmental and Endurance Tests			49	21
4.8.1	Electrical Measurements on Completion	of Fouronmantal Tasks		••	40
4.8.2	Electrical Measurements at Intermediate	Points during Enduronee	Tooto		40
4.8.3	Electrical Measurements on Completion	of Endurance Toote	18515	•-	40
4.8.4	Conditions for Operating Life Tests				40
4.8.5	Electrical Circuits for Operating Life Tes	ts		-	40 40
4.8.6	Conditions for High Temperature Storag				40 40
	· · · ·				

000000000000000000000000000000000000000					
	See			PAGE	4
		ESA/SCC Detail Specification No. 9408/048		ISSUE	2
					00000000000000000000000000000000000000
					Page
4.9	Total Dose Irradiation T	esting			40
4.9.1	Application				40
4.9.2 4.9.3	Bias Conditions Electrical Measurement				40
4.9.3	Electrical Measurement	S			40
TABLE	<u>s</u>				
1(a)	Type Variants				6
1(b) 2	Maximum Ratings				6
2		s at Room Temperature - d.c. Parameters s at Room Temperature - a.c. Parameters			22
3		s at High and Low Temperatures	<b>j</b>		26 28
4	Parameter Drift Values				20 35
5 (a)	Conditions for Burn-in H	ligh Temperature Reverse Bias, N-Chann	els		36
5 (b)	Conditions for Burn-in H	ligh Temperature Reverse Bias, P-Channel	əls		36
5 (c)		Burn-in and Operating Life Test			37
6	Electrical Measurements on Completion of Environmental Tests and				41
7	at Intermediate Points and on Completion of Endurance Testing Electrical Measurements During and on Completion of Irradiation Testing				
FIGUR	ES				
1	Not applicable				
2	Physical Dimensions				7
3(a)	Pin Assignment				6
3(b)	Truth Table				17
3(c)	Circuit Schematic				17
3(d) 3(e)	Functional Diagram Input and Output Protect	tion Notworks			17
4	Circuits for Electrical Me				18
5(a)		n-in High Temperature Reverse Bias, N-C	hannels		31 38
5(b)	Electrical Circuit for Bur	n-in High Temperature Reverse Bias, P-C	hannels		38
5(c)		ver Burn-in and Operating Life Test			39
6	Bias Conditions for Irrac	liation Testing			42
<u>APPEN</u>	DICES (Applicable to spe	cific Manufacturers only)			
'A'	AGREED DEVIATIONS	FOR TEXAS INSTRUMENTS (F)			44
'B'	AGREED DEVIATIONS	FOR SGS-THOMSON (F)			45

tr tr



### 1. <u>GENERAL</u>

### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 1 of 8 Data Selectors/Multiplexers with 3-State Outputs, based on type 54HC251. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

### 1.10 HANDLING PRECAUTIONS

سر ہا۔ سر ج These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

### 1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

### TABLE 1(b) - MAXIMUM RATINGS


NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	420	m₩	Note 4
5	Supply Current	I <sub>DDop</sub>	70	mA	***************************************
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6

### NOTES

- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $I_{IC} = \pm 20 \text{mA}$ .
- 3. Output current limited to  $I_{OUT} = \pm 35$ mA. 4. The maximum device dissipation is determined by  $I_{DDop}$  max. (70mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

### FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.




### FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN

L

Seating Plane




SVAIDOL	MILLIM	ETRES		]
SYMBOL	MIN	MAX	NOTES	
A	6.75	7.06		
В	9.76	10.14		
C	1.49	1.95		
D	0.10	0.15	8	
E	8.76	9.01	Ŭ	
F	1.27 T)	, /PICAL	5, 9	
G	0.38	0.48	8	45
H	6.0	~	8	*
L	18.75	22.0	~ ~ *	
М	0.33	0.43	,	_
N	4.31 TY	PICAL		

ىر. موج




### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)




MOTES: See Page 15.



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


### FIGURE 2(d) - FLAT PACKAGE, 16-PIN



SYMBOL	8	ETRES	NOTEO	
OTMDOL	MIN	MAX	NOTES	
A	1.27	2.03	**************************************	2000
b	0.38	0.56	8	
С	0.08	0.23	8	2000000
D	9.42	10.16	4	
E	6.27	7.24		
E1	7.00 T	PICAL	4	
e	1.27 TY	/PICAL	5, 9	
L	7.87	8.89	8	
L1	23.88	24.38		
Q	<sup>-</sup> 0.51	1.02	2	
S	0.25	0.64	7	


NOTES: See Page 15.

--مرج



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


### FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 16-PIN







### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL






SYMBOL	MILLIM	ETRES	NATEO	
OTTIDOL	MIN	MAX	NOTES	
A	8.69	9.09	***************************************	
В	7.80	9.09		
С	0.25	0.51	11	
D	0.89	1.14	12	
E	1.14	1.40	8	
F	0.56	0.71	8	
G	- 1.27 T	PICAL	5, 9 📑	
Н	1.63	2.54		





### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(g) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIM	ETRES	NOTEO
STNDUL	MIN	MAX	NOTES
A	2.10	2.71	***************************************
a1	3.00	3.70	
a2	0.63	1.14	3
8	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	<sup></sup> 7.29	7.70	
l I		3.83	
К	10.90	12.10	
l	1.14	1.50	8

ب. مربو



# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(h) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



ř	G	MILLIMETRES	000000000000000000000000000000000000000	X
	SYMBOL		NOTES	200001

SYMBOL	MILLIM	ETRES	NOTEO
5 MIDOL	MIN.	MAX.	NOTES
A	6.75	7.06	***************************************
В	9.76	10.14	
С	1.49	1.95	***************************************
D	0.102	0.152	8
E	8.76	9.01	***************************************
F	1.27 TYI	PICAL	_5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	<u>9</u> .00 TYF	PICAL	
L	10	10.65	
M	0.33	0.43	
8 81 8	4.31 TY		200000000000000000000000000000000000000



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### NOTES TO FIGURES 2(a) TO 2(h) INCLUSIVE


- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within  $\pm 0.13$ mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within  $\pm 0.25$ mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.


... مرج

9. 14 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.





--مربع

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20






### FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)


	IN	PUTS	OUTPUTS			
S	SELEC	Т	STROBE			
С	В	A	Ğ	Y	W	
X	Х	Х	Н	Z	Z	
L	L	L	L.	D0	DO	
L	L	н	L	D1	Dī	
L	Н	L	L	D2	D2	
L	Н	Н	L	D3	D3	
Н	L	L	L	D4	D4	
н	L	Н	L	D5	D5	
Н	Н	L	L	D6	D6	
Н	Н	Н	L	D7	D7	

### NOTES

- 1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant.
- 2. D0, D1 to D7 = The level of the respective D input


### FIGURE 3(c) - CIRCUIT SCHEMATIC






### <u>NOTES</u>

1. Pin numbers shown are for DIP and FP.



### FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS





### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V<sub>IC</sub> = Input Clamp Voltage.
- lic = Input Clamp Diode Current.

### 4. <u>REQUIREMENTS</u>

### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

### 4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V) None.

### 4.3 MECHANICAL REQUIREMENTS

### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

### 4.5 <u>MARKING</u>

### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Ein No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>940804801BF</u>
Dotal Data Barting March	
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as appl	icable)
Total Dose Irradiation Level (if	applicable)

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

### 4.7 BURN-IN TESTS

### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



-

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	AITS	
		UTMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0 \mu s, f = 10 kHz (min)$ Note 1	*	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	~	-	~
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 5	Quiescent Current	DD	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	0.4	μΑ
6 to 17	Input Current Low Level	Ι <u>ι</u>	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)	-	-50	nA
18 to 29	Input Current High Level	ин	3010	4(c)	$V_{IN}$ (Under Test) = 6.0V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 1.2.2.4.7.0.10)	~	50	nA
			-		(Pins D/F 1-2-3-4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)	• • •		



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	
		0.0000	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
30 to 31	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{\rm fL} = 0.3V, V_{\rm IH} = 1.5V$ $I_{\rm OL} = 20\mu A$ $V_{\rm DD} = 2.0V, V_{\rm SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	~	0.1	V
32 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	0.1	V
34 to 35	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	0.1	V
36 to 37	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	0.26	V
38 to 39	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	~	0.26	
40 to 41	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	1.9	·	V
42 to 43	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	4.4	~	V
44 to 45	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	5.9	<b>*</b>	V



....

• --

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		*****						
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
46 to 47	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OH} = -6.0mA \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pins  D/F  5-6) \\ (Pins C  7-8) \end{array}$	3.98	-	V
48 to 49	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4( <del>0</del> )	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	5.48	-	V
50	Threshold Voltage N-Channel	V <sub>THN</sub>	·	4(f)	D0 Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
51	Threshold Voltage P-Channel	V <sub>THP</sub>	•	4(g)	D0 Input at Ground All Other Inputs: $V_{IN} = -5.0Vdc$ $V_{SS} = -5.0V, I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.45	1.35	V
52 to 63	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(h)	$I_{IN} \text{ (Under Test)} = -0.1\text{mA}$ $V_{DD} = \text{ Open, } V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 1-2-3-4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)	-0.4	-0.9	V
64 to 75	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$\begin{split} I_{IN} & (\text{Under Test}) = 0.1\text{mA} \\ V_{DD} = 0\text{V}, V_{SS} = \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-3-4-7-9-10-} \\ & 11-12-13-14-15) \\ & (\text{Pins C 2-3-4-5-9-12-13-} \\ & 14-15-17-18-19) \end{split}$	0.4	0.9	V

NOTES: See Page 25.

ىت. موج



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN			
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
76 to 77	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)	$V_{IN}(\overrightarrow{G}) = 6.0V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	~	-0.5	μΑ
78 to 79	Output Leakage Current Third State (High Level Applied)	ЮZH	3006	4(i)	$V_{IN}(\overline{G}) = 6.0V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	~	0.5	Αų

### **NOTES**

مر م

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



ESA/SCC Detail Specification

No. 9408/048

PAGE 26

ISSUE 2

.

• -

.

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	AITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	
80 to 91	Input Capacitance	CiN	3012	4(j)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = 0 \text{V}$ Note 2 (Pins D/F 1-2-3-4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)	-	10	ρF
92	Propagation Delay Low to High, (A to Y)	<sup>t</sup> PLH1	3003	4(k)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b).} \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ Note 3 \\ \hline \frac{Pins \mbox{ D/F}}{11 \mbox{ to } 5 \mbox{ H is C}} \\ \hline \frac{Pins \mbox{ D/F}}{14 \mbox{ to } 7  \end{array}$	~	41	ns
93	Propagation Delay High to Low, (A to Y)	<sup>t</sup> ₽HL1	3003	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 Pins D/F Pins C 11 to 5 14 to 7	×	41	ns
94	Propagation Delay Low to High, (D0 to Y)	t₽LH2	3003	4(k)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\underline{Pins D/F} \qquad \underline{Pins C}$ $4 \text{ to } 5 \qquad 5 \text{ to } 7$	~	39	ns
95	Propagation Delay High to Low, (D0 to Y)	t₽HL2	3003	4(k)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 <u>Pins D/F</u> <u>Pins C</u> <u>4 to 5 5 to 7</u>		39	ns

-



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
	ORANO ILNO 100	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	UNIT
96	Transition Time Low to High	tтLн	3004	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pin D/F 5) (Pin C 7)	-	15	ns
97	Transition Time High to Low	t <sub>THL</sub>	3004	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pin D/F 5) (Pin C 7)	-	15	ns
98	Output Enable Time High Impedance to Low Output (G to Y)	<sup>t</sup> ₽ZL	3003	4(k)	$\begin{array}{l} V_{IN} \mbox{ (Under Test) = Pulse } \\ Generator \\ V_{IN} \mbox{ (Remaining Inputs) = } \\ Figure 3(b) \\ V_{DD} = 4.5V, \ V_{SS} = 0V \\ Note 3 \\ \underline{Pins \ D/F}  \underline{Pins \ C} \\ \hline 7 \ to  5  9 \ to  7 \end{array}$	-	29	ns
99	Output Enable Time High Impedance to High Output (G to Y)	<sup>t</sup> ΡΖΗ	3003	4(k)	$\begin{array}{l} V_{IN} \mbox{ (Under Test) = Pulse } \\ \mbox{ Generator } \\ V_{IN} \mbox{ (Remaining Inputs) = } \\ \mbox{ Figure 3(b) } \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ \mbox{ Note 3 } \\ \hline \mbox{ Pins D/F } \\ \hline \mbox{ 7 to 5 } \mbox{ 9 to 7 } \end{array}$	-	29	ns
100	Output Disable Time Low Output to High Impedance (G to Y)	<sup>t</sup> PLZ	3003	4(k)	$\begin{array}{l} V_{IN} \mbox{ (Under Test) = Pulse} \\ \mbox{ Generator } \\ V_{IN} \mbox{ (Remaining Inputs) = } \\ \mbox{ Figure 3(b) } \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ \mbox{ Note 3 } \\ \hline \mbox{ Pins D } \\ \hline \mbox{ 7 to } 5 \mbox{ 9 to } 7 \end{array}$	~	39	ns
101	Output Disable Time High Output to High Impedance (G to Y)	tрнz	3003	4(k)		· · · · · · · · · · · · · · · · · · ·	* 39 ****	ns



ISSUE 2

-

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	LIAUT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0 \mu s, f = 10 kHz (min)$ Note 1	~		-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 5	Quiescent Current	ססו	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)		8.0	μΑ
6 to 17	Input Current Low Level	Ι <sub>Ι.</sub>	3009	4(b)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0 V \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 6.0 V \\ V_{DD} \; = \; 6.0 V, \; V_{SS} \; = \; 0 V \\ (\text{Pins D/F 1-2-3-4-7-9-10-11-12-13-14-15}) \\ (\text{Pins C 2-3-4-5-9-12-13-14-15-17-18-19}) \end{array}$	-	- 1.0	μΑ
18 to 29	Input Current High Level	hΗ	3010	4(c)	$V_{IN} \text{ (Under Test)} = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)	· · · · · · · · · · · · · · · · · · ·	1.0	μA



PAGE 29

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

		*****						
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	<i>I</i> ITS	UNIT
	:		MIL-STD FIG. D/F = DIP AND FP 883 C = CCP)		MIN	MAX		
30 to 31	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	0.1	V
32 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)		0.1	V
34 to 35	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	~	0.1	V
36 to 37	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	0.4	V
38 to 39	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/C 5-6) (Pins C 7-8)	~	0.4	V
40 to 41	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	1.9	-	V
42 to 43	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	4.4	~	V
44 to 45.	Output Voltage High Level 3	V <sub>OH3</sub>	<u>3006</u>		$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	5.9	** ~ 	V



# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
		UTMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
46 to 47	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	3.7	-	V
48 to 49	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	5.2	-	V
52 to 63	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	~	4(h)	$I_{IN} \text{ (Under Test)} = -0.1\text{mA}$ $V_{DD} = \text{ Open, } V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 1-2-3-4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)	- 0.1	- 1.2	V
64 to 75	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$\begin{split} I_{IN} & (\text{Under Test}) = 0.1\text{mA} \\ V_{DD} = 0V, V_{SS} = \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-3-4-7-9-10-} \\ & 11-12-13-14-15) \\ & (\text{Pins C 2-3-4-5-9-12-13-} \\ & 14-15-17-18-19) \end{split}$	0.1	1.2	V
76 to 77	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)	$V_{IN}(\overrightarrow{G}) = 6.0V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	-10	цА
78 to 79	Output Leakage Current Third State (High Level Applied)	ЮZH	3006	4(i)	$V_{IN}(\overrightarrow{G}) = 6.0V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{OUT} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	•	10	μΑ

NOTES: See Page 25.

•-

,



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN						INP	UTS						ουτρυ	TS	PACKAGE	D.C. S	UPPLY
NO.	1 2	2 3	3 4	4 5	7 9	9 12	10 13	11 14	12 15	13 17	14 18	15 19		6 8	DIL, FP CCP	8 10	16 20
1	1	1	1	1	0	1	1	1	0	1	1	1	OPEN	1		V <sub>SS</sub>	V <sub>pD</sub>
2	0	0	0	0	0	0	0	0	0	0	0	0	OPEN	1		↓ ↓	

### NOTES

- Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 2.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL


FIGURE 4(c) - INPUT CURRENT HIGH LEVEL




### NOTES

مر ہ


1. Each input to be tested separately.





### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL



# FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL

### **NOTES**


- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OL</sub>.
- 2. Each output to be tested separately.


### <u>NOTES</u>


- 1. V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>.
- 2. Each output to be tested separately.

### FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL


# FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)












FIGURE 4(j) - INPUT CAPACITANCE








### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



# FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME

### **VOLTAGE WAVEFORMS**



### NOTES

1. Pulse Generator - V<sub>P</sub> = 0 to V<sub>DD</sub>, t<sub>r</sub> and t<sub>f</sub> ≤ 6ns, f = 1.0MHz minimum, 50% Duty Cycle, Z<sub>OUT</sub> = 50Ω. 2. CL = 50pF ± 5% including scope, wiring and stray capacitance without package in test fixture.



--..... No. 9408/048

... •

# TABLE 4 - PARAMETER DRIFT VALUES

		7				
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	dal	As per Table 2	As per Table 2	± 120	nA
6 to 17	Input Current Low Level	hι	As per Table 2	As per Table 2	± 20	nA
18 to 29	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	nA
36 to 37	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.026	V
46 to 47	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	V
50	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
51	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

· ~



. . -

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient To	emperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs -	(Pins D/F 5-6) (Pins C 7-8)	V <sub>OUT</sub>	Open or V <sub>SS</sub>	-
3	Inputs -	(Pins D/F 1-2-3-4-7-9-10-11-12- 13-14-15) (Pins C 2-3-4-5-9-12-13-14-15- 17-18-19)	Vin	V <sub>SS</sub>	V
4	Positive SL (Pin D/F 16 (Pin C 20)	upply Voltage	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative S (Pin D/F 8) (Pin C 10)	upply Voltage	V <sub>SS</sub>	0	V
6	Duration		t	72	Hours

### <u>NOTES</u>

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$ min. to  $10k\Omega$  max.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	Tamb	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 5-6) (Pins C 7-8)	V <sub>OUT</sub>	Open or V <sub>DD</sub>	~
3	Inputs - (Pins D/F 1-2-3-4-7-9-10-11 13-14-15) (Pins C 2-3-4-5-9-12-13-14 17-18-19)		V <sub>DD</sub>	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72 -	Hours

### NOTES

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST


NO.		CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient T	emperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs -	(Pins D/F 5-6) (Pins C 7-8)	V <sub>OUT</sub>	V <sub>DD</sub>	V
3	Input - (Pin D/F 3) (Pin C 4)		V <sub>IN</sub>	V <sub>DD</sub>	V
4	Input - (Pin D/F 11) (Pin C 4)		V <sub>IN</sub>	V <sub>GEN</sub>	Vac
5	Inputs -	(Pins D/F 1-2-4-7-9-10-12-13- 14-15) (Pins C 2-3-5-9-12-13-15-17- 18-19)	V <sub>IN</sub>	V <sub>SS</sub>	V
6	Pulse Volt	age	VGEN	0V to V <sub>DD</sub>	Vac
7	Pulse Fred	quency Square Wave	f	100k ± 10% 50 ± 15% Duty Cycle $t_r = t_f \le 400$ ns	Hz
8	Positive Si (Pin D/F 1) (Pin C 20)		V <sub>DD</sub>	6.0( + 0-0.5)	V
9	Negative S (Pin D/F 8) (Pin C 10)		V <sub>SS</sub>	0	V

### **NOTES**


--مرج

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.




# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.


# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.





### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

### 4.9 TOTAL DOSE IRRADIATION TESTING

### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.




### TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING


			SPEC. AND/OR	TEST	CHANGE	ABS	OLUTE	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	- UNIT
1	Functional Test 1		As per Table 2	As per Table 2	~	-	-	-
2	Functional Test 2		As per Table 2	As per Table 2			•	
3	Functional Test 3		As per Table 2	As per Table 2	: -	-	-	-
4 to 5	Quiescent Current	aal	As per Table 2	As per Table 2	±0.12	-	0.4	μА
6 to 17	Input Current Low Level	Ι <sub>ΙL</sub>	As per Table 2	As per Table 2	±20	-	-50	nA
18 to 29	Input Current High Level	l <sub>Η</sub>	As per Table 2	As per Table 2	±20		50	nA
36 to 37	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.026	•	0.26	
38 to 39	Output Voltage Low Level 5	V <sub>OL5</sub>	As per Table 2	As per Table 2	±0.026	~	0.26	V
46 to 47	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	3.98	~	V
48 to 49	Output Voltage High Level 5	V <sub>OH5</sub>	As per Table 2	As per Table 2	±0.2	5.48	~	V
50	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	- 0.45	- 1.45	V
51	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	0.45	1.35	V
76 to 77	Output Leakage Current Third State (Low Level Applied)	lozl	As per Table 2	As per Table 2	± 0.2		~ 0.5	μА
78 to 79	Output Leakage Current Third State (High Level Applied)	ЮZH	As per Table 2	As per Table 2	± 0.2	~ •	0.5	μА

### <u>NOTES</u>

1. The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



### FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



-

--مربو

- NOTES 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



~ ~.~ No. 9408/048

# TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

NO. CHAI	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC	DLUTE	LINUT
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
4 to 5	Quiescent Current	lad	As per Table 2	As per Table 2	-		40	μА
50	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.6	~0.4	-1.5	V
51	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.6	0.4	1.4	V

. .

**...** 

• -



--مرج No. 9408/048

### APPENDIX 'A'

### Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



. مربو No. 9408/048

### APPENDIX 'B'

### Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High temperature Reverse Bias Burn-in: The temperature limits of MIL- STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance: Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.