

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL D-TYPE, EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS, BASED ON TYPE 54HC374 ESCC Detail Specification No. 9203/060

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 43

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS OCTAL D-TYPE, EDGE-TRIGGERED

FLIP-FLOPS WITH 3-STATE OUTPUTS,

BASED ON TYPE 54HC374

ESA/SCC Detail Specification No. 9203/060

| 1 mar 1 | 19 | 1 |
|---------|----|---|
| a | | |
| | | |
| a — A | | |
| | | |

space components coordination group

| | lssue/Rev. | Date | Approved by | | |
|----|----------------|------------|---------------|---|--|
| | | | SCCG Chairman | ESA Director General _ or his Deputy - | |
| 27 | lssue 2 | March 2002 | N.)300 | Am | |
| | | | | | |
| | ************** | | | - ** | |
| l | | | | | |



DOCUMENTATION CHANGE NOTICE

| Rev. Letter | Rev. Date | CHANGE Reference Item | Approved DCR No. |
|----------------|--------------|--|--|
| | | This Issue supercedes Issue 1 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 1 and the changes agreed by the following DCRs:- Cover page : Para. 1.3 : New sentence added Table 1(a) : New Variants 10 and 11 added Figure 2(g) : Note 9 text amended to read 2(e) to 2(g) Note 9 text amended to include SO Figure 3(a) : Sub-title amended to include SO Para. 4.3.2 : Text amended to include SO Para. 4.5.2 : Text amended to include SO Para. 4.5.2 : Appendix 'B' : New deviations added | None 221603 221561 221561 221561 221561 221561 221561 221561 221603 221603 221603 |
| | | | - |



TABLE OF CONTENTS

| 1. | GENERAL | | Page 5 |
|---|--|---|--|
| 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 | Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram | | 5 5 5 5 5 5 5 5 5 5 5 5 |
| 1.10 1.11 | Handling Precautions Input and Output Protection Networks | | 5 5 |
| 2. | APPLICABLE DOCUMENTS | | 18 |
| 3. | TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS | | 18 |
| 4. | REQUIREMENTS | | 18 |
| 4.1 4.2 4.2.1 4.2.2 4.2.3 | General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests | | 18 18 18 18 18 |
| 4.2.4 4.2.5 4.3 4.3.1 4.3.2 | Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight | | 18 19 19 19 |
| 4.4 4.4.1 4.4.2 4.5 | Materials and Finishes Case Lead Material and Finish Marking | | 19 19 19 19 19 |
| 4.5.1 4.5.2 4.5.3 4.5.4 4.6 | General Lead Identification The SCC Component Number Traceability Information Electrical Measurements | | 19 19 20 20 |
| 4.6.1 4.6.2 4.6.3 4.7 | Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests | | 20 20 20 20 20 |
| 4.7.1 4.7.2 4.7.3 4.8 4.8.1 | Parameter Drift Values Conditions for H.T.R.B. and Power Burn-in Electrical Circuits for H.T.R.B. and Power Burn-in Environmental and Endurance Tests Electrical Measurements on Completion of Environmental Tests | • | 20 20 20 38 38 |
| 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6 | Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test | | 38 38 38 38 38 38 38 |

| g | 00000000000000000000000000000000000000 | | ****** | | | |
|---|---|--|--------------------|---------------|---|--|
| | see | ESA/SCC Detail Specification No. 9203/060 | | PAGE ISSUE | 4 2 | |
| 4.9 4.9.1 4.9.2 4.9.3 <u>TABLE</u> | Total Dose Irradiation T Application Bias Conditions Electrical Measurement | - | | Ē | 2 <u>aqe</u> 38 38 38 38 38 | |
| 1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 6 7 | Electrical Measurement Electrical Measurement Parameter Drift Values Conditions for Burn-in H Conditions for Burn-in H Conditions for Power Bu Electrical Measurement at Intermediate Points a Electrical Measurement | s at Room Temperature - d.c. Parameters s at Room Temperature - a.c. Parameters s at High and Low Temperatures ligh Temperature Reverse Bias, N-Channe ligh Temperature Reverse Bias, P-Channe irn-in and Operating Life Test s on Completion of Environmental Tests a nd on Completion of Endurance Testing s During and on Completion of Irradiation | els els ind | | 6 21 24 26 33 34 35 39 41 | |
| FIGUR 1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6 | Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protec Circuits for Electrical Me Electrical Circuit for Bur Electrical Circuit for Bur | easurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C /er Burn-in and Operating Life Test | hannels hannels | | 7 15 16 16 17 29 36 36 37 40 | |
| <u>APPEN</u> | DICES (Applicable to spe | cific Manufacturers only) | | | | |
| 181 | | | | | | |

'A'

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F). AGREED DEVIATIONS FOR STMICROELECTRONICS (F). 'B'

. .

42 43



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Octal D-Type Edge-Triggered Flip-Flop with 3-State Outputs, based on Type 54HC374. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

| VARIANT | CASE | FIGURE | LEAD MATERIAL AND/OR FINISH |
|---------|--------------|--------|--------------------------------|
| 01 | FLAT | 2(a) | G2 or G8 |
| 02 | FLAT | 2(a) | G4 |
| 03 | D.I.L. | 2(b) | G2 or G8 |
| 04 | D.I.L. | 2(b) | G4 |
| 05 | CHIP CARRIER | 2(c) | 2 |
| 06 | FLAT | 2(d) | G4 |
| 07 | D.I.L. | 2(e) | G4 |
| 08 | CHIP CARRIER | 2(f) | 7 |
| 09 | CHIP CARRIER | 2(f) | 4 |
| 10 | SO CERAMIC | 2(g) | G2 |
| 11 | SO CERAMIC | 2(g) | G4 |

TABLE 1(b) - MAXIMUM RATINGS

| NO. | CHARACTERISTICS | SYMBOL | MAXIMUM RATINGS | UNITS | REMARKS |
|-----|--|-------------------|-------------------------------|----------|------------------|
| 1 | Supply Voltage | V _{DD} | 0.5 to + 7.0 | V | Note 1 |
| 2 | Input Voltage | V _{IN} | -0.5 to V _{DD} + 0.5 | V | Notes 1, 2 |
| 3 | Output Voltage | V _{OUT} | -0.5 to V _{DD} + 0.5 | V | Notes 1, 3 |
| 4 | Device Dissipation (Continuous) | PD | 420 | mW | Note 4 |
| 5 | Supply Current | I _{DDop} | 70 | mA | |
| 6 | Operating Temperature Range | T _{op} | 55 to + 125 | °C | T _{amb} |
| 7 | Storage Temperature Range | T _{stg} | 65 to + 150 | °C | |
| 8 | Soldering Temperature For FP and DIP For CCP | T _{sol} | + 265 + 245 | °C °C | Note 5 Note 6 |

NOTES

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 35 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (70mA) × 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.



FIGURE 2 - PHYSICAL DIMENSIONS








FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN






| SYMBOL | MILLIMETRES | | NOTES | | |
|---------|-------------|------------|--------|---|--|
| OTTIDOL | MIN | MAX | | NOTES | |
| A | 2.10 | 2.72 | | *************************************** | |
| a1 | 3.0 | 3.70 | | | |
| a2 | 0.63 | 1.14 | | 3 | |
| В | 1.93 | 2.39 | | | |
| b | 0.40 | 0.50 | | 8 | |
| b1 | 0.20 | 0.30 | | 8 | |
| D | 25.14 | 25.65 | | | |
| E | 7.36 | 7.87 | | | |
| е | 2.54 T | , PICAL | 000000 | 6, 9 | |
| Θ1 | 22.73 | 22.99 | | - | |
| e2 | 7.62 | 8.12 | | | |
| F | 7.11 | 7.62 | | | |
| l | | _3.86- | | | |
| К | 11.30 | 11.56 | | | |
| l | ົ1.27 TŃ | PICAL | | 8 | |

NOTES: See Page 14.

--:::::



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



NOTES: See Page 14.




FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 20-PIN



NOTES: See Page 14.





.

No. 9203/060

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL






| SYMBOL | MILLIMETRES | | NOTES | 1 |
|---------|--------------|------|-------|---|
| O THEOL | MIN | MAX | NULES | |
| A | 8.69 | 9.09 | | |
| В | 7.80 | 9.09 | | |
| С | 0.25 | 0.51 | 11 | |
| D | 0.89 | 1.14 | 12 | |
| E | 1.14 | 1.40 | 8 | |
| F | 0.56 | 0.71 | 8 | |
| G | 1.27 TYPICAL | | 5, 9 | |
| Н | 1.63 | 2.54 | , | ~ |

NOTES: See Page 14.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



NOTES: See Page 14.

В

C

D

Ε

F

G

Н

K

L

Μ

Ν

12.83

1.47

0.076

11.3

0.38

0.60

10

0.33

13.08

1.85

0.152

11.56

0.48

0.90

10.65

0.43

1.27 TYPICAL

9.00 TYPICAL

4.31 TYPICAL

8

5, 9

8

8

•~-



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

| INPUTS | | | OUTPUT |
|--------|----|----|----------------|
| ōc | СК | D | Q |
| L | | н | Н |
| L | | L. | L |
| L | L | Х | Q ₀ |
| Н | Х | Х | Z |

<u>NOTES</u>

1. Logic Level Definitions: L=Low Level, H=High Level, Z = High Impedance, X=Irrelevant.

2. 🛧 = Transition, Low to High.




--مر بر


FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM

| OC (1) CLK (11) | EN > C1 | |
|--------------------|------------|--------------------|
| 1D | 1D D 🗸 | (<u>2</u>) 1Q |
| 2D <u>(4)</u> | | (5) 2Q |
| 3D <u>(7)</u> | | <u>(6)</u> 3Q |
| 4D <u>(8)</u> | | (9) 4Q |
| 5D <u>(13)</u> | | (12) 5Q |
| 6D <u>(14)</u> | | (15) _{6Q} |
| 7D <u>(17)</u> | ······ | (16) 7Q |
| 8D <u>(18)</u> | | (19) 8Q |
| | L | l |





VARIANTS 06 TO 09

۔ درم



2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

- V_{IC} Input Clamp Voltage.
- I_{IC} Input Clamp Diode Current.

4. <u>REQUIREMENTS</u>

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 Deviations from Special In-process Controls
 - (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
 - (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 Deviations from Final Production Tests (Chart II) None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)

None.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2' or '8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

| | 920306001 | BF |
|--|-----------|----|
| | | |
| Detail Specification Number | | |
| Type Variant (see Table 1(a)) | | |
| Testing Level (B or C, as applicable) | **** | |
| Total Dose Irradiation Level (if applicable) | **** |] |

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 <u>BURN-IN TESTS</u>

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} \approx +22 \pm 3$ °C. The parameter drift values (Δ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ESA/SCC Detail Specification

No. 9203/060

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS | LIN | IITS | |
|----------------|-----------------------------|-----------------|----------------|------|---|--------|------|------|
| | UNA INCITATION | STNBOL | MIL-STD 883 | FIG. | (PINS UNDER TEST) | MIN | MAX | UNIT |
| 1 | Functional Test 1 | - | - | 3(b) | Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ $t_r < 1.0 \mu s$, $f = 10 kHz$ (min.) Note 1 | - | | Ţ. |
| 2 | Functional Test 2 | - | - | 3(b) | Verify Truth Table without Load. $V_{IL} = 0.9V$, $V_{IH} = 3.15V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 500ns$, f = 10kHz (min.) Note 1 | w. | ~ | |
| 3 | Functional Test 3 | ~ | - | 3(b) | Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns,$ f = 10kHz (min.) Note 1 | ~ | | ~ |
| 4 to 6 | Quiescent Current | dal | 3005 | 4(a) | $V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20) | | 0.4 | μА |
| 7 to 16 | Input Current Low Level | Ι _{ΙĽ} | 3009 | 4(b) | V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6.0V V_{DD} = 6.0V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17- 18) | ****** | -50 | nA |
| 17 to 26 | Input Current High Level | ί _Η | 3010 | 4(c) | V_{IN} (Under Test) = 6.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6.0V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17- 18) | • | 50 | nA |

NOTES: See Page 23.

-

...

,

÷...



PAGE 22

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | LIM | IITS | UNIT |
|-----------------|--------------------------------|------------------------------|----------------|-------------------|--|------|------|------|
| | | MIL-STD FIG. (PINS UN 883 | | (PINS UNDER TEST) | MIN | МАХ | UNIT | |
| 27 to 34 | Output Voltage Low Level 1 | V _{OL1} | 3007 | 4(d) | $\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ I_{OL} = 20 \mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (Pins \ 2-5-6-9-12-15-16-19) \end{array}$ | - | 0.1 | V |
| 35 to 42 | Output Voltage Low Level 2 | V _{OL2} | 3007 | 4(d) | $V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | | 0.1 | |
| 43 to 50 | Output Voltage Low Level 3 | V _{OL3} | 3007 | 4(d) | $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | ~ | 0.1 | V |
| 51 to 58 | Output Voltage Low Level 4 | V _{OL4} | 3007 | 4(d) | $V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | ~ | 0.26 | V |
| 59 to 66 | Output Voltage Low Level 5 | V _{OL5} | 3007 | 4(d) | $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | - | 0.26 | V |
| 67 to 74 | Output Voltage High Level 1 | V _{OH1} | 3006 | 4(e) | $V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | 1.9 | ~ | V |
| 75 to 82 | Output Voltage High Level 2 | V _{OH2} | 3006 | 4(e) | $V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | 4.4 | ~ | V |
| 83 to 90 | Output Voltage High Level 3 | V _{OH3} | 3006 | 4(0) | $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | 5.9 | - | V |
| 91 to 98 | Output Voltage High Level 4 | V _{OH4} | 3006 | 4(e) | $\begin{array}{l} V_{\rm IL} = 0.9 {\sf V}, V_{\rm IH} = 3.15 {\sf V} \\ l_{\rm OH} = -6.0 {\sf mA} \\ V_{\rm DD} = 4.5 {\sf V}, V_{\rm SS} = 0 {\sf V} \\ ({\sf Pins} \ 2\text{-}5\text{-}6\text{-}9\text{-}12\text{-}15\text{-}16\text{-}19}) \end{array}$ | 3.98 | * | V |
| 99 to 106 | Output Voltage High Level 5 | V _{OH5} | 3006 | 4(0) | $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | 5.48 | | V |



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | LIM | IITS | UNIT |
|------------------|---|------------------|----------------|------|--|------|--------|------|
| | | | MIL-STD 883 | FIG. | (PINS UNDER TEST) | MIN | МАХ | ONIT |
| 107 | Threshold Voltage N-Channel | V _{THN} | - | 4(f) | OCInput at GroundAll Other Inputs:VIN = 5.0VVDD = 5.0V, ISS = -10µA(Pin 10) | 0.45 | - 1.45 | V |
| 108 | Threshold Voltage P-Channel | V _{THP} | - | 4(g) | \overline{OC} Input at Ground All Other Inputs: V _{IN} = -5.0V V _{SS} = -5.0V, I _{DD} = 10µA (Pin 20) | 0.45 | 1.35 | V |
| 109 to 118 | Input Clamp Voltage (to V _{SS}) | V _{IC1} | - | 4(h) | I _{IN} (Under Test) = -0.1mA V _{DD} = Open, V _{SS} ≈ 0V All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18) | 0.4 | -0.9 | |
| 119 to 128 | Input Clamp Voltage (to V _{DD)} | V _{IC2} | × | 4(h) | $\begin{array}{ll} I_{IN} \mbox{ (Under Test)} &= 0.1 m A \\ V_{DD} &= 0V, \mbox{ V}_{SS} &= \mbox{ Open} \\ All \mbox{ Other Pins Open} \\ \mbox{ (Pins 1-3-4-7-8-11-13-14-17-18)} \end{array}$ | 0.4 | 0.9 | V |
| 129 to 136 | Output Leakage Current Third State (Low Level Applied) | I _{OZL} | 3006 | 4(i) | $V_{IN}(\overrightarrow{OC}) = 6.0V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | un | ~ 0.5 | μΑ |
| 137 to 144 | Output Leakage Current Third State (High Level Applied) | ^I оzн | 3006 | 4(i) | | ~ | 0.5 | μΑ |

<u>NOTES</u>

1. Maximum time to output comparator strobe 30µs.

2. Test each pattern of Figure 4(a)

3. Guaranteed but not tested.

4. Measurements shall be performed on 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.

5. Measurements shall be performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).

6. A pulse, having the following conditions, shall be applied to the clock input: $V_P = 0V$ to $V_{DD} VdC$.

Maximum clock frequency f_(CL) requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



...

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | LIN | AITS | UNIT |
|------------------|---|------------------|----------------|------|---|-----|------|------|
| | | | MIL-STD 883 | FIG. | FIG. (PINS UNDER TEST) | | MAX | |
| 145 to 154 | Input Capacitance | C _{IN} | 3012 | 4(j) | V _{IN} (Not Under Test) = 0V V _{DD} = V _{SS} = 0V Note 3 (Pins 1-3-4-7-8-11-13-14-17- 18) | ~ | 10 | рF |
| 155 | Propagation Delay Low to High (CK to Q) | t _{PLH} | 3003 | 4(k) | | ~ | 36 | ns |
| 156 | Propagation Delay High to Low (CK to Q) | tphl | 3003 | 4(k) | | ~ | 36 | ns |
| 157 | Transition Time Low to High | tτιΗ | 3004 | 4(k) | V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 4 (Pin 2) | | 12 | ns |
| 158 | Transition Time High to Low | t _{THL} | 3003 | 4(k) | V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 4 (Pin 2) | ~ | 12 | ns |

• •

••

NOTES: See Page 23.

-**



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | LIM | IITS | UNIT |
|-----|--|------------------|----------------|------|---|-----|------|------|
| | | | MIL-STD 883 | FIG. | (PINS UNDER TEST) | MIN | MAX | |
| 159 | Output Enable Time High Impedance to Low Output (OC to Q) | ťΡΖL | 3003 | 4(k) | $\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IN} \; (\text{Remaining Inputs}) \; = \\ \text{Figure 3(b)} \\ V_{DD} \; = \; 4.5 \text{V}, \; \text{V}_{\text{SS}} \; = \; 0 \text{V} \\ \text{Note 4} \\ & \frac{\text{Pins}}{1 \; \text{to 2}} \end{array}$ | - | 30 | ns |
| 160 | Output Enable Time High Impedance to High Output (OC to Q) | t _{PZH} | 3003 | 4(k) | $\begin{array}{l} V_{\rm IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{\rm IN} \; (\text{Remaining Inputs}) \; = \\ \text{Figure 3(b)} \\ V_{\rm DD} \; = \; 4.5 \text{V}, \; \text{V}_{\rm SS} \; = \; 0 \text{V} \\ \text{Note 4} \\ \underline{\text{Pins}} \\ 1 \; \text{to 2} \end{array}$ | ~ | 30 | ns |
| 161 | Output Disable Time Low Output to High Impedance (OC to Q) | ^t PLZ | 3003 | 4(k) | | - | 30 | ns : |
| 162 | Output Disable Time High Output to High Impedance (OC to Q) | t _{PHZ} | 3003 | 4(k) | | - | 30 | ns |
| 163 | Maximum Clock $f_{(CL)}$ Clock = Pulse GeneratorFrequency $V_{DD} = 4.5V, V_{SS} = 0V$ Notes 5 and 6(Pin 11) | | | | $V_{DD} = 4.5V, V_{SS} = 0V$ Notes 5 and 6 | 30 | - | MHz |

.

20

.

.~



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | LIN | 1ITS | 1 18 1177 |
|----------------|-----------------------------|-----------------|----------------|------|--|-----|-------|-----------|
| | | | MIL-STD 883 | FIG. | (PINS UNDER TEST) | MIN | MAX | UNIT |
| 1 | Functional Test 1 | - | ~ | 3(b) | Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ $t_r < 1.0 \mu s$, $f = 10 kHz$ (min.) Note 1 | * | ~ | - |
| 2 | Functional Test 2 | - | - | 3(b) | Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns,$ f = 10kHz (min.) Note 1 | ~ | - | |
| 3 | Functional Test 3 | - | ~ | 3(b) | Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns,$ f = 10kHz (min.) Note 1 | - | ~ | |
| 4 to 6 | Quiescent Current | IDD | 3005 | 4(a) | $V_{IL} = 0V$, $V_{IH} = 6.0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20) | ~ | 8.0 | μΑ |
| 7 to 16 | Input Current Low Level | Ι _{ΙL} | 3009 | 4(b) | V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6.0V V_{DD} = 6.0V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17- 18) | | - 1.0 | μΑ |
| 17 to 26 | Input Current High Level | liΗ | 3010 | 4(c) | $V_{IN} \text{ (Under Test)} \approx 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} \approx 0V$ (Pins 1-3-4-7-8-11-13-14-17-18) | ~ | 1.0 | μΑ |

NOTES: See Page 23.

....

• ^



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | TEST CONDITIONS | LIN | IITS | |
|-----------------|--------------------------------|------------------|----------------|-------------------|---|-----|------|------|
| | | UTINDUL | MIL-STD 883 | FIG. | (PINS UNDER TEST) | MIN | мах | UNIT |
| 27 to 34 | Output Voltage Low Level 1 | V _{OL1} | 3007 | 4(d) | $V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | - | 0.1 | V |
| 35 to 42 | Output Voltage Low Level 2 | V _{OL2} | 3007 | 4(d) | $V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OL} = 20\mu A \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins 2-5-6-9-12-15-16-19)$ | ~ | 0.1 | |
| 43 to 50 | Output Voltage Low Level 3 | V _{OL3} | 3007 | 4(d) | $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | ~ | 0.1 | V |
| 51 to 58 | Output Voltage Low Level 4 | V _{OL4} | 3007 | 4(d) | $V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | - | 0.4 | V |
| 59 to 66 | Output Voltage Low Level 5 | V _{OL5} | 3007 | 4(d) | $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | - | 0.4 | V |
| 67 to 74 | Output Voltage High Level 1 | V _{OH1} | 3006 | 4(e) | $\begin{array}{l} V_{IL} = \ 0.3V, \ V_{IH} = \ 1.5V \\ I_{OH} = -20\mu A \\ V_{DD} = 2.0V, \ V_{SS} = 0V \\ (\text{Pins } 2\text{-}5\text{-}6\text{-}9\text{-}12\text{-}15\text{-}16\text{-}19) \end{array}$ | 1.9 | · | V |
| 75 to 82 | Output Voltage High Level 2 | V _{OH2} | 3006 | 4(e) | $V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | 4.4 | ~ | V |
| 83 to 90 | Output Voltage High Level 3 | V _{OH3} | 3006 | 4(e) | $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | 5.9 | ~ | V |
| 91 to 98 | Output Voltage High Level 4 | V _{OH4} | 3006 | 4(0) | $V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | 3.7 | ~ | V |
| 99 to 106 | Output Voltage High Level 5 | V _{OH5} | 3006 | 4(e) | $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | 5.2 | - | V |



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

| NO. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | LIM | IITS | UNIT |
|------------------|---|------------------|----------------|------|--|------|------|-------|
| | | | MIL-STD 883 | FIG. | (PINS UNDER TEST) | MIN | MAX | 51411 |
| 109 to 118 | Input Clamp Voltage (to V _{SS}) | V _{IC1} | - | 4(h) | I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18) | -0.1 | -1.2 | V |
| 119 to 128 | Input Clamp Voltage (to V _{DD)} | V _{IC2} | - | 4(h) | I _{IN} (Under Test) = 0.1mA V _{DD} = 0V, V _{SS} = Open All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18) | 0.1 | 1.2 | V |
| 129 to 136 | Output Leakage Current Third State (Low Level Applied) | lozl | 3006 | 4(i) | $V_{IN}(\overrightarrow{OC}) = 6.0V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | ~ | - 10 | μΑ |
| 137 to 144 | Output Leakage Current Third State (High Level Applied) | Іотн | 3006 | 4(i) | $V_{IN}(\overline{OC}) = 6.0V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 6.0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19) | | 10 | μΑ |

• ~

NOTES: See Page 23.

.... مرج



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


| PATTERN | | | | | INP | UTS | | | | | | OUTPUTS | | | | DC SUPPLY | | | | |
|---------|---|---|---|---|-----|-----|----|----|----|----|---|---------|---|----|------|-----------|----|----|-----------------|-----------------|
| NO. | 1 | 3 | 4 | 7 | 8 | 11 | 13 | 14 | 17 | 18 | 2 | 5 | 6 | 9 | 12 | 15 | 16 | 19 | 10 | 20 |
| 1 | 0 | 1 | 1 | 1 | 1 | | 1 | 1 | 1 | 1 | | | | | | ~~~~~~ | | | V _{SS} | V _{DD} |
| 2 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | | | OP | EN | | | | | |
| 3 | 1 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | | | | **** | | | | * | ¥ |


NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, f = Transition, Low to High.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL





* * .--

NOTES

1. Each input to be tested separately.



1. Each input to be tested separately.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL





<u>NOTES</u>


- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.


NOTES

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL









FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




<u>NOTES</u>

1. Each input to be tested separately.



1. Each output to be tested separately.

FIGURE 4(j) - INPUT CAPACITANCE



<u>NÓTES</u>

--•:-

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



1. Pulse Generator: $V_p = 0$ to V_{DD} , t_r and t_f \leq 6ns, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.

2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



ىت موج No. 9203/060

TABLE 4 - PARAMETER DRIFT VALUES

| NO. | CHARACTERISTICS | SYMBOL | SPEC. AND/OR TEST METHOD | TEST CONDITIONS | CHANGE LIMITS (Δ) | UNIT |
|----------------|--------------------------------|------------------|-----------------------------|-----------------|-------------------------|------|
| 4 to 6 | Quiescent Current | I _{DD} | As per Table 2 | As per Table 2 | ± 120 | nA |
| 7 to 16 | Input Current Low Level | I _{IL} | As per Table 2 | As per Table 2 | ±20 | nA |
| 17 to 26 | Input Current High Level | lιH | As per Table 2 | As per Table 2 | ±20 | nA |
| 51 to 58 | Output Voltage Low Level 4 | V _{OL4} | As per Table 2 | As per Table 2 | ± 0.026 | V |
| 91 to 98 | Output Voltage High Level 4 | V _{OH4} | As per Table 2 | As per Table 2 | ±0.2 | V |
| 107 | Threshold Voltage N-Channel | V _{THN} | As per Table 2 | As per Table 2 | ±0.3 | V |
| 108 | Threshold Voltage P-Channel | V _{THP} | As per Table 2 | As per Table 2 | ± 0.3 | V |

.~



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

| NO. | CHARACTERISTICS | SYMBOL | CONDITION | UNIT |
|-----|--|------------------|-------------------------|-------|
| 1 | Ambient Temperature | T _{amb} | + 125(+ 0 - 5) | °C |
| 2 | Outputs - (Pins 2-5-6-9-12-15-16-19) | Vout | Open or V _{SS} | ~ |
| 3 | Inputs - (Pins 1-3-4-7-8-11-13-14-17-18) | V _{IN} | V _{SS} | V |
| 4 | Positive Supply Voltage (Pin 20) | V _{DD} | 6.0(+0-0.5) | V |
| 5 | Negative Supply Voltage (Pin 10) | V _{SS} | 0 | V |
| 6 | Duration | t | 72 | Hours |

<u>NOTES</u>

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

| NO. | CHARACTERISTICS | SYMBOL | CONDITION | UNIT |
|-----|--|------------------|-------------------------|--|
| 1 | Ambient Temperature | T _{amb} | + 125(+ 05) | °C |
| 2 | Outputs - (Pins 2-5-6-9-12-15-16-19) | Vout | Open or V _{DD} | ······································ |
| 3 | Inputs - (Pins 1-3-4-7-8-11-13-14-17-18) | V _{IN} | V _{DD} | V |
| 4 | Positive Supply Voltage (Pin 20) | V _{DD} | 6.0(+0-0.5) | V |
| 5 | Negative Supply Voltage (Pin 10) | V _{SS} | 0 | V |
| 6 | Duration | t | 72 | Hours |

<u>NOTES</u>

ىر. مرج

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

| NO. | CHARACTERISTICS | SYMBOL | CONDITIONS | UNIT |
|-----|--------------------------------------|--|---|------|
| 1 | Ambient Temperature | T _{amb} | + 125(+ 0 - 5) | °C |
| 2 | Outputs - (Pins 2-5-6-9-12-15-16-19) | Vout | V _{DD} | V |
| 3 | Input - (Pin 1) | V _{IN} | V _{SS} | V |
| 4 | Input - (Pin 11) | V _{iN} | V _{GEN1} | Vac |
| 5 | Inputs - (Pins 3-4-7-8-13-14-17-18) | V _{IN} | V _{GEN2} | Vac |
| 6 | Pulse Voltage | V _{GEN} | 0 to V _{DD} | Vac |
| 7 | Pulse Frequency Square Wave | f _{GEN1} f _{GEN2} | 100k ± 10% 50k ± 10% 50 ± 15% Duty Cycle t _r = t _f < 400ns | Hz |
| 8 | Positive Supply Voltage (Pin 20) | V _{DD} | 6.0(+ 0 - 0.5) | V |
| 9 | Negative Supply Voltage (Pin 10) | V _{SS} | 0 | V |

<u>NOTES</u>

۔ مرج

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS







FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



--*-*



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION No. 9000)

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}.$

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

| | CHARACTERISTICS | SYMBOL | SPEC. AND/OR TEST METHOD | TEST CONDITIONS | CHANGE | ABSOLUTE | | UNIT |
|-------------------|---|------------------|-----------------------------|--------------------|---------------|----------|--------|------|
| NO. | | | | | LIMITS (Δ) | | | |
| | | | | | NOTE 1 | MIN | МАХ | |
| 1 | Functional Test 1 | - | As per Table 2 | As per Table 2 | ~ | - | - | ~ |
| 2 | Functional Test 2 | - | As per Table 2 | As per Table 2 | ~ | ~ | - | ~ |
| 3 | Functional Test 3 | - | As per Table 2 | As per Table 2 | ~ | ~ | - | - |
| 4 to 6 | Quiescent Current | I _{DD} | As per Table 2 | As per Table 2 | ±0.12 | - | 0.4 | μΑ |
| 7 to 16 | Input Current Low Level | I _{IL} | As per Table 2 | As per Table 2 | ±20 | - | -50 | nA |
| 17 to 26 | Input Current High Level | IIH | As per Table 2 | As per Table 2 | ±20 | | 50 | nA |
| 51 to 58 | Output Voltage Low Level 4 | V _{OL4} | As per Table 2 | As per Table 2 | ± 0.026 | ~ | 0.26 | V |
| 59 to 66 | Output Voltage Low Level 5 | V _{OL5} | As per Table 2 | As per Table 2 | ±0.026 | - | 0.26 | V |
| 91 to 98 | Output Voltage High Level 4 | V _{OH4} | As per Table 2 | As per Table 2 | ±0.2 | 3.98 | - | V |
| 99 to 106 | Output Voltage High Level 5 | V _{OH5} | As per Table 2 | As per Table 2 | ±0.2 | 5.48 | ~ | V |
| 107 | Threshold Voltage N-Channel | V _{THN} | As per Table 2 | As per Table 2 | ±0.3 | - 0.45 | - 1.45 | V |
| 108 | Threshold Voltage P-Channel | V _{THP} | As per Table 2 | As per Table 2 | ±0.3 | 0.45 | 1.35 | V |
| 129 to 136 | Output Leakage Current Third State (Low Level Applied) | Iozl | As per Table 2 | As per Table 2 | ±0.2 | ~~ | ~ 0.5 | μΑ |
| 137 ⁻to 144 | Output Leakage Current Third State (High Level Applied) | l _{OZH} | As per Table 2 | As per Table 2 | ±0.2 | •••• ••• | 0.5 | μΑ |

<u>NOTES</u>

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.





FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



÷...

<u>NOTES</u> 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.



۔ مرج

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

| NO. | CHARACTERISTICS | SYMBOL | SPEC. AND/OR TEST TEST METHOD CONDITIONS | CHANGE LIMITS | ABSOLUTE | | | |
|--------------|--------------------------------|------------------|---|------------------|----------|-------|------|------|
| | | | | CONDITIONS | (Δ) | MIN | MAX | UNIT |
| 4 to 6 | Quiescent Current | IDD | As per Table 2 | As per Table 2 | - | 5 | 40 | μΑ |
| 107 | Threshold Voltage N-Channel | V _{THN} | As per Table 2 | As per Table 2 | ±0.6 | - 0.4 | -1.5 | V |
| 108 | Threshold Voltage P-Channel | V _{THP} | As per Table 2 | As per Table 2 | ± 0.6 | 0.4 | 1.4 | V |



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

| 8B | |
|--|--------|
| Para. 4.2.3 Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogramis required. | n form |



.

...

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

| ITEMS AFFECTED | DESCRIPTION OF DEVIATIONS |
|----------------|--|
| Para. 4.2.3 | Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| Para. 4.2.4 | Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| Para. 4.2.5 | Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |