

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL D-TYPE, EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS, BASED ON TYPE 54HC574 ESCC Detail Specification No. 9203/054

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 43

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL D-TYPE, EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS, BASED ON TYPE 54HC574 ESA/SCC Detail Specification No. 9203/054



space components coordination group

		Approved by		
	Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
~	Issue 2	March 2002	71.760	A
		-		***************************************
	~~~~			



PAGE 2

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Pov	Rev. Rev. CHANGE NOTICE						
Letter	Date	Reference	CHANGE Item	Approved DCR No.			
		This Issue superced Revisions 'A', 'B' ar DCRs:-  Cover page DCN Para. 1.3 Table 1(a) Figure 2(c) Figure 2(g) Notes to Figures  Figure 3(a) Para. 4.3.2 Para. 4.4.2 Para. 4.5.2 Appendix 'B'	es Issue 1 and incorporates all modifications defined in aid 'C' to Issue 1 and the changes agreed by the following	None None 221603 221561 221561 221561 221561 221561 221561 221603 221603			



PAGE 3

ISSUE 2

# TABLE OF CONTENTS

1.	GENERAL			Pag	<u>e</u> 5
1.1 1.2 1.3	Scope Component Type Variants Maximum Ratings			:	5 5 5
1.4 1.5 1.6 1.7	Parameter Derating Information Physical Dimensions Pin Assignment Truth Table			;	5 5 5 5
1.8 1.9 1.10	Circuit Schematic Functional Diagram Handling Precautions			:	5 5 5 5
1.11 2.	Input and Output Protection Networks  APPLICABLE DOCUMENTS			į	5
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS			18	
4.	REQUIREMENTS			118	
4.1	General			11	
4.2 4.2.1 4.2.2	Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests			18 18 18	8
4.2.3 4.2.4 4.2.5	Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests			18 18 19	8
4.3 4.3.1 4.3.2	Mechanical Requirements Dimension Check Weight			19 19 19	9
4.4 4.4.1 4.4.2	Materials and Finishes Case Lead Material and Finish			19 19	9
4.5 4.5.1 4.5.2	Marking General Lead Identification			19 19 19	9 9
4.5.3 4.5.4	The SCC Component Number Traceability Information			19 20 20	0
4.6.1 4.6.2 4.6.3	Electrical Measurements Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements			20 20 20	0
4.7 4.7.1	Burn-in Tests Parameter Drift Values			20 20 20	0
4.7.2 4.7.3 4.8	Conditions for H.T.R.B. and Power Burn-in Electrical Circuits for H.T.R.B. and Power Burn-in Environmental and Endurance Tests		n na sadar na	20 20 38	0 B
4.8.1 4.8.2 4.8.3 4.8.4	Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests	,		- 38 - 38 - 38	8
4.8.5 4.8.6	Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test			38 38 38	В



PAGE 4

4.9	Total Dose Irradiation Testing	<u>rage</u> 38
4.9.1	Application  Pine Conditions	. 38
4.9.2 4.9.3	Bias Conditions Electrical Measurements	38
4.9.3	Electrical weasurements	38
TABL		
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	21
^	Electrical Measurements at Room Temperature - a.c. Parameters	24
3 4	Electrical Measurements at High and Low Temperatures	26
	Parameter Drift Values	33
5(a) 5(b)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	34
5(c)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels Conditions for Power Burn-in and Operating Life Test	34
6	Electrical Measurements on Completion of Environmental Tests and	35
~	at Intermediate Points and on Completion of Endurance Testing	39
7	Electrical Measurements During and on Completion of Irradiation Testing	41
FIGUE		
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	15
3(b)	Truth Table	15
3(c)	Circuit Schematic	16
3(d)	Functional Diagram	16
3(e)	Input and Output Protection Networks	17
4	Circuits for Electrical Measurements	29
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	36
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	36
5(c)	Electrical Circuit for Power Burn-in and Operating Life Test	37
6	Bias Conditions for Irradiation Testing	40
APPEI	NDICES (Applicable to specific Manufacturers only)	
'A'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F).	42
'B'	AGREED DEVIATIONS FOR STMICROELECTRONICS (F).	43



PAGE

ISSUE :

5

### 1. GENERAL

### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Octal D-Type Edge-Triggered Flip-Flop with 3-State Outputs, based on Type 54HC574. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

# 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

# 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

### 1.7 TRUTH TABLE

As per Figure 3(b).

### 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

### 1:11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



PAGE 6

ISSUE 2

### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.J.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	<b>G</b> 4

# TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	$V_{\mathrm{DD}}$	0.5 to + 7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	$V_{OUT}$	−0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	420	mW	Note 4
5	Supply Current	l _{DDop}	70	mA	:
6	Operating Temperature Range	T _{op}	55 to + 125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	65 to + 150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C °C	Note 5 Note 6

### NOTES

- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $l_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} = \pm 35 mA$ .
- 4. The maximum device dissipation is determined by  $I_{DDop}$  max. (70mA)×6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

# FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.




PAGE

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(a) - FLAT PACKAGE, 20-PIN



1.27 TYPICAL

0.25

0.10

NOTES: See Page 14.

O P




PAGE 8

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL	MILLIM	NOTEC	
OTNIBOL	MIN	MAX	NOTES
Α	2.10	2.72	***************************************
a1	3.0	3.70	
a2	0.63	1.14	3
В	1.93	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	25.14	25.65	
E	7.36	7.87	
e	2.54 T	PICAL.	6, 9
e1	22.73	22.99	·
e2	7.62	8.12	
F	7.11	7.62	
]	~	- 3.86	~~
K	11.30	11.56	
ł	1.27 TY	PICAL	8 '




PAGE

ISSUE 2

9

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM MIN	ETRES MAX	NOTES
A A1 B C	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
Ď D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL - 9.09	4
E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4 '
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - FLAT PACKAGE, 20-PIN



SYMBOL	MILLIM	NOTE	
STIVIBOL	MIN	MAX	NOTES
A	1.14	2.34	***************************************
b	0.38	0.56	8
С	80.0	0.23	8
D	~	12.95	4
E	6.60	7.65	
E1	8.15 T	PICAL	4
е	1.27 T	/PICAL	5, 9
L	. 6.35	9.40	8
L1	18.90	25.90	
Q	0.25	-1.02	2
S	- 0.13	1.14	7 ,




PAGE 11

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL	MILLIMETRES		NOTES
OTMECE	MIN	MAX	NOTES
А	~	5.08	***************************************
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	23.62	24.76	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	PICAL	6, 9
F	1.27 TY	/PICAL	
H	0.76	~	
L	3.30	5.08	8
Q	-0.51	-	3
S	0.38	1.27	. 7
α	0°	15°	10





PAGE 12

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL





SYMBOL	MILLIM	NOTES	
01111000	MIN	MAX	NOTES
Α	8.69	9.09	***************************************
В	7.80	9.09	
C	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	,




PAGE

ISSUE 2

13

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



g	g0000000000000000000000000000000000000	***************************************	88888888888888888888888888888888888888
SYMBOL	MILLIM	ETRES	NOTES
Omoon	MIN.	MAX.	NOIES
Α	6.99	7.24	***************************************
В	12.83	13.08	***************************************
С	1.47	1.85	***************************************
D	0.076	0.152	8
E	11.3	11.56	•••••
F	1.27 T	/PICAL	5, 9
G	0.38	0.48	8
Н	. 0.60	0.90	8
K	9.00 T	YPICAL	
L	10	10.65	
M	0.33	0.43	
N	4.31 T	YPICAL	



PAGE 14

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat, SO and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




PAGE 15

ISSUE 2

# FIGURE 3(a) - PIN ASSIGNMENT

# **DUAL-IN-LINE, SO AND FLAT PACKAGE**

# **CHIP CARRIER PACKAGE**



# FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

	NPUTS		OUTPUT
ŌC	СК	D	Q
L	£	Н	Н
L	_ <b>A</b>	L	L.
L	L	Х	$Q_0$
Н	Х	Х	Z

### NOTES

1. Logic Level Definitions: L=Low Level, H=High Level, Z = High Impedance, X=Irrelevant. - 2. = Transition, Low to High.




PAGE 16

ISSUE 2

# FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

# FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 17


ISSUE 2

# FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

# INPUT PROTECTION




# **OUTPUT PROTECTION**



# VARIANTS 01 TO 05

# **INPUT PROTECTION**

# **OUTPUT PROTECTION**



VARIANTS 06 TO 09



PAGE 18

ISSUE 2

### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

# 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage.

I_{IC} - Input Clamp Diode Current.

## 4. <u>REQUIREMENTS</u>

### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

# 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

# 4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

# 4.2.2 Deviations from Final Production Tests (Chart II)

None.

# 4.2.3 Deviations from Burn-in Tests (Chart III)

None.

### 4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.



PAGE 19

ISSUE 2

# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

## 4.3 MECHANICAL REQUIREMENTS

### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

## 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

## 4.5 MARKING

# 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



PAGE 20

ISSUE 2

## 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920305401B F
Dotail Canaification Number	
Detail Specification Number	
Type Variant (see Table 1(a))	000000000000000000000000000000000000000
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable) —————	·····

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

# 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125(+0-5) °C and -55(+5-0) °C respectively.

### 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

### 4.7 BURN-IN TESTS

### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = \pm 22 \pm 3$  °C. The parameter drift values ( $\Delta$ ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

# 4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 21

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	1ITS	LINIT
		07111002	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, \ V_{IH} = 1.5V \\ V_{DD} = 2.0V, \ V_{SS} = 0V \\ t_r < 1.0 \mu s, \ f = 10 kHz \ (min.) \\ Note 1$	20		<b>→</b> :
2	Functional Test 2							~
3	Functional Test 3	ral Test 3 3(b) Verify Truth Table without Load. $V_{tL} = 1.2V, \ V_{IH} = 4.2V \\ V_{DD} = 6.0V, \ V_{SS} = 0V \\ t_r = t_f < 400 ns, \\ f = 10 kHz \ (min.) \\ Note 1$						<b>№</b>
4 to 6	Quiescent Current	aa ^l	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V All Outputs Open Note 2 (Pin 20)	~	0.4	Ац
7 to 16	Input Current Low Level	I _{IL}	3009	4(b)	V _{IN} (Under Test) = 0V V _{IN} (Remaining Inputs) = 6.0V V _{DD} = 6.0V, V _{SS} = 0V (Pins 1-2-3-4-5-6-7-8-9-11)	ev	50	nA
17 to 26	Input Current High Level	ut Current I _{IH} 3010 4(c) V _{IN} (Under Test) = 6.0V		v.	50	nA		
27 to 34	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)		0.1	V



PAGE 22

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

000000000000000000000000000000000000000	-				·		***************************************	***************************************
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	1.15.11
NO.	CHARACTERISTICS	MIL-STD FIG. (PINS UNDER TEST) 883					MAX	UNIT
35 to 42	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu$ A $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	~	0.1	V
43 to 50	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	-	0.1	V
51 to 58	Output Voltage Low Level 4	tput Voltage $V_{OL4}$ 3007 4(d) $V_{IL} = 0.9V, V_{IH} = 3.15$						V
59 to 66	Output Voltage Low Level 5					~	0.26	* <b>V</b>
67 to 74	Output Voltage High Level 1			4(e)	$V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	1.9	m	V
75 to 82	Output Voltage High Level 2	tput Voltage $V_{OH2}$ 3006 4(e) $V_{IL}$ = 0.9V, $V_{IH}$ = 3.15V $I_{OH}$ = -20 $\mu$ A $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins 12-13-14-15-16-17-18-		l _{OH} = -20μA V _{DD} = 4.5V, V _{SS} = 0V	4.4	~	V :	
83 to 90	Output Voltage High Level 3	tput Voltage $V_{OH3}$ 3006 4(e) $V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OH}$ = -20 $\mu$ A $V_{DD}$ = 6.0V, $V_{SS}$ = 0V		I _{OH} = −20μA V _{DD} = 6.0V, V _{SS} = 0V (Pins 12-13-14-15-16-17-18-	5.9	~	V	
91 to 98	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -6.0mA$ $V_{D\bar{D}} = 4.5V, V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	3.98	*** **	V



PAGE 23 ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

,	***************************************	<b></b>		r	######################################	<b>***********</b>	000000000000000000000000000000000000000	Paramon market
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST)	LIM	ITS	UNIT
			883	MIN	MAX			
99 to 106	Output Voltage High Level 5	V _{ОН5}	3006	4(e)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OH} = -7.8$ mA $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18- 19)	5.48	~	V
107	Threshold Voltage N-Channel	hannel All Other Inputs: $V_{IN}$ = 5.0V $V_{DD}$ = 5.0V, $I_{SS}$ = $-10\mu A$ (Pin 10)					-1.45	V
108	Threshold Voltage P-Channel $V_{THP}$ - $4(g)$ $\overline{OC}$ Input at Ground All Other Inputs: $V_{IN} = -5.0V$ , $V_{DD} = 1$ (Pin 20)					0.45	1.35	V
109 to 118	Input Clamp Voltage (to V _{SS} )	V _{IC1}	-	4(h)	$I_{\rm JN}$ (Under Test) = $-0.1$ mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins 1-2-3-4-5-6-7-8-9-11)	0.4	0.9	V
119 to 128	Input Clamp Voltage (to V _{DD)}	V _{IC2}	-	4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins 1-2-3-4-5-6-7-8-9-11)	0.4	0.9	V
129 to 136	Output Leakage Current Third State (Low Level Applied)	Output Leakage $I_{OZL}$ 3006 $I_{IN}(\overline{OC}) = 6.0V$ $I_{IN}(\overline{OC})$		V _{IN} (Remaining Inputs) = 0V V _{OUT} = 0V V _{DD} = 6.0V, V _{SS} = 0V	-	- 0.5	Ац	
137 to 144	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$V_{IN}(\overline{OC}) = 6.0V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 6.0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-	-	0.5	μA

### NOTES

- 1. Maximum time to output comparator strobe 30 µs.
- 2. Test each pattern of Figure 4(a)
- 3. Guaranteed but not tested.
- 4. Measurements shall be performed on 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 5. Measurements shall be performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 6. A pulse, having the following conditions, shall be applied to the clock input: V_P = 0V to V_{DD} Vdc. Maximum clock frequency f_(CL) requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 24

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	1 (A 11"7"
		01111012	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
145 to 154	Input Capacitance	C _{IN}	3012	4(j)	V _{IN} (Not Under Test) = 0V V _{DD} = V _{SS} = 0V Note 3 (Pins 1-2-3-4-5-6-7-8-9-11)	*	10	pF
155	Propagation Delay Low to High (CK to Q)						36	ns
156	Propagation Delay High to Low (CK to Q)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 11 to 19	-	36	ns			
157	Low to High  Generator  V _{IN} (Remaining Inputs Figure 3(b)  V _{DD} = 4.5V, V _{SS} = 0V  Note 4		V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V		12	ns		
158	Transition Time High to Low	t _{THL}	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 (Pin 19)		12	ns



PAGE 25 ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

***************************************		***************************************	20000000000000000000000000000000000000	F5555000000000000000000000000000000000	287782000000000000000000000000000000000		***************************************	poorono no
NO.	CHARACTERISTICS	SYMBOL	MIL-STD FIG. (PINS UNDER TEST)			LIM	ITS	UNIT
222222200000			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	O. W.
159	Output Enable Time High Impedance to Low Output (OC to Q)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 19	ı	30	ns			
160	Output Enable Time High Impedance to High Output (OC to Q)	[†] РZН	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 19	-	30	ns :
161	Output Disable Time Low Output to High Impedance (OC to Q)	[†] PLZ	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 19	~	30	ns
162	Output Disable Time High Output to High Impedance (OC to Q)  tended to High Impedance (DC to Q)  tended ten		-	30	ns			
163	Maximum Clock $f_{(CL)}$ - Clock = Pulse $V_{DD} = 4.5V$ , $V_{S}$ Notes 5 and 6 (Pin 11)					30		MHz



PAGE 26 ISSUE 2

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SAMBOI	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	\$ 18.11°T"
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
-	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. V _{IL} = 0.3V, V _{IH} = 1.5V V _{DD} = 2.0V, V _{SS} = 0V t _r < 1.0μs, f = 10kHz (min.) Note 1		***	-
2	Functional Test 2							-
3	Functional Test 3	octional Test 3 - 3(b) Verify Truth Table without Load. $V_{IL}=1.2V,\ V_{IH}=4.2V$ $V_{DD}=6.0V,\ V_{SS}=0V$ $t_r=t_f<400ns,$ $f=10kHz\ (min.)$ Note 1				^	~	<del>-</del>
4 to 6	Quiescent Current	V _{DD} = 6.0V, V _{SS} = 0V All Outputs Open Note 2		V _{DD} = 6.0V, V _{SS} = 0V All Outputs Open	-	8.0	μA	
7 to 16	Input Current Low Level	iput Current I _{IL} 3009 4(b) V _{IN} (Under Test) = 0V		~	1.0	μA		
17 to 26	Input Current High Level			r.	1.0	μA		
27 to 34	Output Voltage Low Level 1						- 0.1	V



PAGE 27

ISSUE 2

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	MIL-STD HG. (PINS UNDER TEST)			TEST CONDITIONS	LIN	IITS	
110.	OTATACTERIOTICS	STIVIDOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
35 to 42	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	~	0.1	V
43 to 50	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	***	0.1	V
51 to 58	Output Voltage Low Level 4	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	##	0.4	V			
59 to 66	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OL} = 7.8$ mA $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	-	0.4	٧
67 to 74	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	1.9		V
75 to 82	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	4.4	**	V
83 to 90	Output Voltage High Level 3	Vонз	3006	4(e)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	5.9	·-	V
91 to 98	Output Voltage High Level 4	V _{OH4}	3006	4(⊖)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	3.7	MA STANK OF THE PROPERTY OF TH	V



PAGE 28

ISSUE 2

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIIV	IITS	UNIT
	000000000000000000000000000000000000000	MIL-STD FIG. (PINS UNDER TEST)					MAX	UNIT
99 to 106	Output Voltage High Level 5	h Level 5 $I_{OH} = -7.8 \text{mA}$ $V_{DD} = 6.0 \text{V}, V_{SS} = 0 \text{V}$ (Pins 12-13-14-15-16-17-18-19)						V
109 to 118	Input Clamp Voltage (to V _{SS} )	$I_{IN}$ (Under Test) = $-0.1$ mA $V_{DD}$ = Open, $V_{SS}$ = $0$ V All Other Pins Open (Pins 1-2-3-4-5-6-7-8-9-11)	0.1	-1.2	V			
119 to 128	Input Clamp Voltage (to V _{DD)}	V _{IC2}		4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins 1-2-3-4-5-6-7-8-9-11)	0.1	1.2	V
129 to 136	Output Leakage I _{OZL} 3006 4(i) V _{IN} (OC V _{IN} (Re V _{OUT} = V _{DD} = (Pins 12)		$V_{IN}(\overline{OC}) = 6.0V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)		- 10	μΑ		
137 to 144	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$V_{IN}(\overline{OC}) = 6.0V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 6.0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins 12-13-14-15-16-17-18-19)	**	10	μА



PAGE 29 ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN		INPUTS										OUTPUTS							DC SUPPLY	
NO.	1	2	3	4	5	6	7	8	9	11	12	13	14	15	16	17	18	19	10	20
1	0	1	1	1	1	1	1	1	1	1				*************	••••	***************************************	999999999	*******	$V_{SS}$	$V_{DD}$
2	0	0	0	0	0	0	0	0	0	1	:			OP	EN					
3	1	0	0	0	0	0	0	0	0										•	*


### NOTES


- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the qualifying Space Agency and shall be included as an Appendix.

  2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , T = Transition, Low to High.

# FIGURE 4(b) - INPUT CURRENT LOW LEVEL

# FIGURE 4(c) - INPUT CURRENT HIGH LEVEL





### **NOTES**

1. Each input to be tested separately.

### <u>NOTES</u>

1. Each input to be tested separately.




PAGE 30


ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

# FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





### **NOTES**


- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.


### NOTES

- 1. V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

### FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

# FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 31

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(h) - INPUT CLAMP VOLTAGE

# FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE




# NOTES

1. Each input to be tested separately.

## **NOTES**

1. Each output to be tested separately.

### FIGURE 4(j) - INPUT CAPACITANCE



### NOTES


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




PAGE 32

ISSUE 2


# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)







	******	*************		
PARAMETER	RL	CL	Si	S ₂
tpzH	1kΩ	50pF	OPEN	CLOSED
t _{PZL}			CLOSED	OPEN
t _{PHZ}	1kΩ	50pF	OPEN	CLOSED
t _{PLZ}		,	CLOSED	OPEN
tpHL, tpLH, t _{THL} , tTLH	-	50pF	OPEN	OPEN

# **VOLTAGE WAVEFORMS**







### NOTES

- 1. Pulse Generator:  $V_p = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .
- 2.  $C_L = 50 pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



PAGE 33

ISSUE 2

# **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 6	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 120	nA
7 to 16	Input Current Low Level	lιL	As per Table 2	As per Table 2	±20	nA
17 to 26	Input Current High Level	IH	As per Table 2	As per Table 2	±20	nA
51 to 58	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	V
91 to 98	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	± 0.2	V
107	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.3	V
108	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	V



PAGE 34 ISSUE 2

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+125(+0-5)	°C
2	Outputs - (Pins 12-13-14-15-16-17-18-19)	V _{OUT}	Open or V _{SS}	~
3	Inputs - (Pins 1-2-3-4-5-6-7-8-9-11)	V _{IN}	$v_{ss}$	V
4	Positive Supply Voltage (Pin 20)	$V_{DD}$	6.0( + 0 0.5)	V
5	Negative Supply Voltage (Pin 10)	$V_{SS}$	0	V
6	Duration	t	72	Hours

### **NOTES**

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

PO000000000000000000000000000000000000		8999999999999999999999999999999		
NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+125(+0-5)	°C
2	Outputs - (Pins 12-13-14-15-16-17-18-19)	V _{OUT}	Open or V _{DD}	
3	Inputs - (Pins 1-2-3-4-5-6-7-8-9-11)	V _{IN}	$V_{\mathrm{DD}}$	V
4	Positive Supply Voltage (Pin 20)	$V_{\mathrm{DD}}$	6.0(+0-0.5)	V
5	Negative Supply Voltage (Pin 10)	$V_{SS}$	0	V
6	Duration	t	72	Hours

## NOTES

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max. 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



PAGE 35

ISSUE 2

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125( + 0 - 5)	°C
2	Outputs - (Pins 12-13-14-15-16-17-18-19)	V _{OUT}	$V_{\mathrm{DD}}$	V
3	Input - (Pin 1)	V _{IN}	$v_{ss}$	V
4	Input - (Pin 11)	V _{IN}	V _{GEN1}	Vac
5	Inputs - (Pins 2-3-4-5-6-7-8-9)	$V_{IN}$	$V_{GEN2}$	Vac
6	Pulse Voltage	$V_{\sf GEN}$	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	fgen1 fgen2	100k $\pm$ 10% 50k $\pm$ 10% 50 $\pm$ 15% Duty Cycle $t_r = t_f <$ 400ns	Hz
8	Positive Supply Voltage (Pin 20)	$V_{\mathrm{DD}}$	6.0( + 0 - 0.5)	•••••V
9	Negative Supply Voltage (Pin 10)	V _{SS}	O	V

### NOTES


- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.




PAGE 36

ISSUE 2

# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS






PAGE 37

ISSUE 2

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST





PAGE 38

ISSUE 2

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION No. 9000)</u>

# 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

# 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

# 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

### 4.9 TOTAL DOSE IRRADIATION TESTING

## 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

### 4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 39

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

200000000000000000000000000000000000000	THE PROPERTY OF A COUNTY OF THE PROPERTY OF THE STAND							
NO.	NO. CHARACTERISTICS	ICS SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ) NOTE 1	MIN	MAX	ONT
1	Functional Test 1	-	As per Table 2	As per Table 2	~	-	-	-
2	Functional Test 2	•	As per Table 2	As per Table 2	-	-	-	~
3	Functional Test 3	~	As per Table 2	As per Table 2	-	-	~	~
4 to 6	Quiescent Current	lpp	As per Table 2	As per Table 2	±0.12	-	0.4	μA
7 to 16	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	±20	~	50	nA
17 to 26	Input Current High Level	ΙΗ	As per Table 2	As per Table 2	±20	-	50	nA
51 to 58	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	-	0.26	::V
59 to 66	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	± 0.026	~	0.26	٧
91 to 98	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	± 0.2	3.98	-	V
99 to 106	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	±0.2	5.48	•	V
107	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	- 0.45	1.45	V
108	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	±0.3	0.45	1.35	V
129 to 136	Output Leakage Current Third State (Low Level Applied)	loz _L	As per Table 2	As per Table 2	±0.2	~~	0.5	μA
137 _to 144	Output Leakage Current Third State (High Level Applied)	Іоzн	As per Table 2	As per Table 2	± 0.2	~~~ ~	0.5	μA

### <u>NOTES</u>


^{1.} The change limits  $(\Delta)$  are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



PAGE 40

ISSUE 2

# FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING





PAGE 41

ISSUE 2

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	NO. CHARACTERISTICS		SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		1101177
		01111100	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
4 to 6	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	**************************************	~	40	μA
107	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.6	- 0.4	- 1.5	: V
108	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.6	0.4	1.4	V



PAGE 42

ISSUE 2

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



PAGE 43

ISSUE 2

# APPENDIX 'B'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.