

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS 8-BIT SIPO SHIFT REGISTER,

BASED ON TYPE 54HC164

ESCC Detail Specification No. 9306/041

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

15

Pages 1 to 44

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS 8-BIT SIPO SHIFT REGISTER,

BASED ON TYPE 54HC164

ESA/SCC Detail Specification No. 9306/041

space components coordination group

		Approved by		
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 1	November 1991	Foroments	1 Jakop	
Revision 'A'	May 1994	Tomment's	tin lat	
Revision 'B'	October 2001	7.100	Arm	



Rev. 'B'

ISSUE 1

PAGE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	May '94	Cover Page.DCNP6.Table 1(a)P8.Figure 2(b)P13.NotesP14.NotesP15.Table 2P25.Table 2P30.Figure 4(a)P41.Figure 6P41.Figure 6	None None 221050 23541 23541 221050 23591 23591 221008 221008 221008 221008 221008
Ъ	Oct. '01	P1. Cover page P2. DCN P4. T of C : Appendix 'B', Manufacturer change P5. Para. 1.3 : New sentence added P6. Table 1(a) : New variants 10 and 11 added P7. Figure 2(a) : Side Elevation corrected Dimension 'C' amended to read 2(a) to 2(g) : Note 9 text amended to include SO P13. Figure 2(g) : New Figure added P14. Figure 2(g) : New Figure added P14. Figure 3(a) : Title amended to include SO P14. Figure 3(a) : Text amended to include SO Para. 4.3.2 : Text amended to include SO Para. 4.3.2 : Text amended to include SO Para. 4.5.2 : Text amended to include SO Para. 4.5.2 : Text amended to include SO packages P44. Appendix 'B' : Manufacturer reference changed : New deviations added :	None 221603 221603 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221603 221603


	Sec	ESA/SCC Detail Specification	<u>:</u>	PAGE	3
		No. 9306/041		ISSUE	1
		TABLE OF CONTENTS			
1.	GENERAL				<u>Page</u> 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 2 .	Scope Component Type Variar Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input and Output Protect	rmation tion Networks			5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUM	ENTS			18
3.	TERMS, DEFINITIONS	, ABBREVIATIONS, SYMBOLS AND U	NITS		18
4.	REQUIREMENTS				18
$\begin{array}{c} 4.1\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.2.4\\ 4.2.5\\ 4.3\\ 4.3.1\\ 4.3.2\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.5.4\\ 4.6\\ 1.6.2\\ 4.6.3\\ 4.7\\ 4.7.1\\ 4.7.2\\ 4.6.3\\ 4.7\\ 4.7.1\\ 4.7.2\\ 4.7.3\\ 4.8\\ 4.8.1\\ 4.8.2\\ 4.8.3\\ 4.8.4\\ 4.8.5\\ 4.8.6\end{array}$	Circuits for Electrical Me Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. Electrical Circuits for H. Environmental and End Electrical Measurements Electrical Measurements	In-process Controls oduction Tests Tests ation Tests eptance Tests ts umber at Room Temperature at High and Low Temperatures easurements and Power Burn-in T.R.B. and Power Burn-in urance Tests on Completion of Environmental Tests at Intermediate Points during Endurance on Completion of Endurance Tests Life Tests erating Life Tests	• Tests		18 18 18 18 18 19 19 19 19 19 19 19 19 19 19 20 20 20 20 20 20 20 20 20 20 20 20 20

		ESA/SCC Detail Specification No. 9306/041	Rev. 'B'	PAGE	4 1			
			-					
4.9 4.9.1 4.9.2 4.9.3	4.9.1 Application4.9.2 Bias Conditions							
TABLE	<u>s</u>							
 1(a) Type Variants 1(b) Maximum Ratings 2 Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters 3 Electrical Measurements at High and Low Temperatures 4 Parameter Drift Values 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Power Burn-in and Operating Life Test 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Irradiation Testing 7 Electrical Measurements During and on Completion of Irradiation Testing 					6 21 25 27 34 35 35 36 40 42			
FIGURE	ES							
FIGURES1Not applicable2Physical Dimensions3(a)Pin Assignment3(b)Truth Table3(c)Circuit Schematic3(d)Functional Diagram3(e)Input and Output Protection Networks4Circuits for Electrical Measurements5(a)Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels5(b)Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels5(c)Electrical Circuit for Power Burn-in and Operating Life Test6Bias Conditions for Irradiation Testing								
APPEN	DICES (Applicable to spe	cific Manufacturers only)						
1.4.1								

'A'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)	43
'B'	AGREED DEVIATIONS FOR STMICROELECTRONICS (F)	44

.

-



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 8-bit Sipo Shift Register, having fully buffered outputs, based on Type 54HC164. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



6

PAGE

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	300	mW	Note 4
5	Supply Current	I _{DDop}	50	mA	
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

<u>NOTES</u>

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 25 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.





FIGURE 2 - PHYSICAL DIMENSIONS





SYMBOL	MILLIM	NOTEO	
	MIN MAX		NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	. 1.95	
D	0.10	0.15	8
E	7.50	7.75	
F	1.27	TYPICAL	5, 9
G	0.38	0.48	8
н	6.0	-	8
L	18.75	22.0	
м	0.33	0.43	1
N	4.31	TYPICAL	




ISSUE 1

8


PAGE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN




SYMBOL	MILLIMETRES		NOTES
3 TMBOL	MIN	MAX	NOTES
A	2.10	2.54	
a1	3.0	3.70	
a2	0.63	1.14	3
В	1.82	2.23	
b	0.40	0.50	8
b1	0.20	0.30	8
D	18.79	19.20	
E	7.36	7.87	
е	2.54 T	YPICAL	6,9
e1	15.11	15.37	
e2	7.62	8.12	
F	7.11	7.75	
1	-	3.70	
К	10.90	12.10	
l	1.27 T	PICAL	8 '





ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)




NOTES: See Page 13.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTEO	
31MBOL	MIN	MAX	NOTES
A	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	8.56	. 8.89	4
Е	5.97	6.73	
E1	7.00 T	YPICAL	4
е	1.27 T	YPICAL	5, 9
L	6.86	8.00	8
L1	21.34	21.84	
Q	0.51	1.02	2
S	0.25	0.64	7


,





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 14-PIN



Note 1

lote 1	1/2	3	4	5	6	7	
			Ð		-	► > ~	- b1


SYMBOL	MILLIM	NOTES	
STNIBOL	MIN	MAX	NOTES
А	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 T)	/PICAL	6, 9
F	1.27 T	/PICAL	
н	0.76	-	8
L	3.30	5.08	8
Q	0.51	-	3
S	1.78	2.54	7 '
α	0°	15°	10







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





SYMBOL	MILLIM	ETRES	NOTES
OTMBOE	MIN	MAX	NOTES
А	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
Е	1.14	1.40	8
F	0.56	0.71	8
G	1.27 T	5, 9	
H	1.63	2.54	,





PAGE 13

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.


- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.



PAGE 13A

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIM	ETRES	NOTEO
OTWIDOL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
D	0.102	0.152	8
Ē	7.50	7.75	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
H	0.60	0.90	8
K	9.00 TYI	PICAL	
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	

	ESA/SCC Detail Specification No. 9306/041	Rev. 'B'	PAGE 14
--	--	----------	---------

FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	3	4	6	8	9	10	12	13	14	16	18	19	20

FIGURE 3(b) - TRUTH TABLE

	INPL	JTS		OUTPUTS				
CLEAR		SERIAL IN A B QA (T T T T T			
OLEAN	CLUCK			QB		QH		
L	Х	Х	Х	L	L		L	
Н	L	Х	Х		NO CH	ANGE		
Н		L	Х	L	QAn		QGn	
Н	Ţ	Х	L	L	QAn		QGn	
H		Н	Н	Н	QAn		QGn	

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.

2. f = Transition, Low to High. 3. Q_{An} or $Q_{Gn} =$ The level of Q_{An} or Q_{Gn} respectively before the indicated steady state input conditions are established.



FIGURE 3(b) - TRUTH TABLE (CONTINUED)

TIMING CHART

Typical clear, shift, and clear sequences.







FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM




NOTES

1. Pin numbers shown are for DIP and FP.



FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS



VARIANTS 06 TO 09



2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V_{IC} = Input Clamp Voltage.
- I_{IC} = Input Clamp Diode Current.

4. <u>REQUIREMENTS</u>

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.

Rev. 'B'

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



020604101D E

4.5.3 <u>The SCC Component Number</u>

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5) \circ C$ and $-55 (+5.0) \circ C$ respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
		UTMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ $t_r < 1.0\mu s$, f = 10kHz (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	_	-
4 to 5	Quiescent Current	IDD	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	0.4	μΑ
6 to 9	Input Current Low Level	Ι _{ΙĽ}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-8-9) (Pins C 2-3-12-13)	-	-50	nA
10 to 13	Input Current High Level	Цн	3010	4(c)	$V_{IN} \text{ (Under Test)} = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-8-9) (Pins C 2-3-12-13)	-	50	nA

NOTES: See Page 24.

-



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
		OTMIDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
14 to 21	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ I_{OL} = 20\mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	-	0.1	V
22 to 29	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	0.1	V
30 to 37	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OL} = 20\mu A \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	-	0.1	V
38 to 45	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OL} = 4.0mA \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	-	0.26	V
46 to 53	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ l_{OL} = 5.2mA \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3.4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	-	0.26	V
54 to 61	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ l_{OH} = -20\mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (\text{Pins D/F } 3-4-5-6-10-11-12-13) \\ (\text{Pins C } 4-6-8-9-14-16-18-19) \end{array}$	1.9	-	V
62 to 69	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ l_{OH} = -20\mu A \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 3.4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	4.4	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	of Market Enderhoo	OTMEGE	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
70 to 77	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OH} = -20\mu A \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	5.9	-	V
78 to 85	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$\begin{array}{ll} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OH} = -4.0mA \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	3.98	-	V
86 to 93	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$\begin{array}{ll} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OH} = -5.2mA \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	5.48	-	V
94	Threshold Voltage N-Channel	V _{THN}	-	4(f)	A Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$, $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.45	-1.45	V
95	Threshold Voltage P-Channel	V _{THP}	_	4(g)	Variants 01 to 05 A Input at Ground Variants 06 to 09 A and B Inputs at Ground All Other Inputs: $V_{IN} = -5.0Vdc$ $V_{SS} = -5.0V$, $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.45	1.35	V
96 to 99	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	$\begin{array}{l} I_{IN} \mbox{(Under Test)} = -0.1 mA \\ V_{DD} = \mbox{Open}, \ V_{SS} = 0V \\ All \ Other \ Pins \ Open \\ (Pins \ D/F \ 1-2-8-9) \\ (Pins \ C \ 2-3-12-13) \end{array}$	-0.4	-0.9	V
100 to 103	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$\begin{array}{l} I_{IN} \mbox{(Under Test)} = 0.1mA \\ V_{DD} = 0V, V_{SS} = Open, \\ All \mbox{ Other Pins Open} \\ \mbox{(Pins D/F 1-2-8-9)} \\ \mbox{(Pins C 2-3-12-13)} \end{array}$	0.4	0.9	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

- 1. Maximum time to output comparator strobe 30 µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 4. Measurement performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 5. A pulse, having the following conditions shall be applied to the clock input: $V_P = 0V$ to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that give in the "Limits" column.



ISSUE 1

PAGE 25

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
104 to 107	Input Capacitance	C _{IN}	3012	4(i)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = 0 \text{V}$ Note 2 (Pins D/F 1-2-8-9) (Pins C 2-3-12-13)	-	10	pF
108	Propagation Delay Low to High, (CLOCK to QH)	t _{PLH1}	3003	4(j)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b). $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\underline{Pins D/F} \qquad \underline{Pins C}$ 8 to 13 12 to 19	-	35	ns
109	Propagation Delay High to Low, (CLOCK to QH)	t₽HL1	3003	4(j)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\underline{Pins D/F} \qquad \underline{Pins C}$ 8 to 13 12 to 19	-	35	ns
110	Propagation Delay High to Low (CLR to QH)	^t ₽HL2	3003	4(j)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\underline{Pins D/F} \qquad \underline{Pins C}$ 9 to 13 13 to 19	-	41	ns
111	Transition Time Low to High	tтLн	3004	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pin D/F 3) (Pin C 4)	-	15	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO. CHARACTERISTICS	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT		
NO.	CHARACTERISTICS	SYMBOL	MIL-STD FIG. D/F = DIP AND FP 883 C = CCP)	MIN	МАХ			
112	Transition Time High to Low	t _{THL}	3004	4(j)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pin D/F 3) (Pin C 4)	-	15	ns
113	Maximum Clock Frequency	f _(CL)	-	4(j)	Clock = Pulse Generator V_{DD} = 4.5V, V_{SS} = 0V Notes 4 and 5 (Pin D/F 8) (Pin C 12)	27	-	MHz



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ $t_r < 1.0\mu s$, f = 10kHz (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	ſ	-
4 to 5	Quiescent Current	ססו	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 14) (Pin C 20)	-	8.0	μΑ
6 to 9	Input Current Low Level	Ι _{ΙĽ}	3009	4(b)	$\begin{array}{l} V_{\rm IN} \; ({\rm Under \ Test}) \; = \; 0V \\ V_{\rm IN} \; ({\rm Remaining \ Inputs}) \\ = \; 6.0V \\ V_{\rm DD} \; = \; 6.0V, \; V_{\rm SS} \; = \; 0V \\ ({\rm Pins \ D/F \ 1-2-8-9}) \\ ({\rm Pins \ C \ 2-3-12-13}) \end{array}$	-	- 1.0	μΑ
10 to 13	Input Current High Level	hн	3010	4(c)	$V_{IN} \text{ (Under Test)} = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-8-9) (Pins C 2-3-12-13)	-	1.0	μΑ



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		OTIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
14 to 21	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ I_{OL} = 20\mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	-	0.1	V
22 to 29	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$\begin{array}{ll} V_{IL} &= 0.9V, V_{IH} = 3.15V \\ I_{OL} &= 20 \mu A \\ V_{DD} &= 4.5V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	-	0.1	V
30 to 37	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OL} = 20\mu A \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3{\text -}4{\text -}5{\text -}6{\text -}10{\text -}11{\text -}12{\text -}13) \\ (Pins C 4{\text -}6{\text -}8{\text -}9{\text -}14{\text -}16{\text -}18{\text -}19) \end{array}$	-	0.1	V
38 to 45	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OL} = 4.0mA \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	-	0.4	V
46 to 53	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OL} = 5.2mA \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3.4.5.6-10.11.12.13) \\ (Pins C 4.6.8.9.14.16.18.19) \end{array}$	-	0.4	V
54 to 61	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ l_{OH} = -20\mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	1.9	-	V
62 to 69	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ l_{OH} = -20\mu A \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 3.4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	4.4	-	V





TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
70 to 77	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OH} = -20\mu A \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	5.9	-	V
78 to 85	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OH} = -4.0mA \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	3.7		V
86 to 93	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OH} = -5.2mA \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3-4-5-6-10-11-12-13) \\ (Pins C 4-6-8-9-14-16-18-19) \end{array}$	5.2	-	V
96 to 99	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	$I_{IN} \text{ (Under Test)} = -0.1\text{mA}$ $V_{DD} = \text{ Open, } V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 1-2-8-9) (Pins C 2-3-12-13)	-0.1	-1.2	V
100 to 103	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$ I_{IN} \text{ (Under Test)} = 0.1\text{mA} \\ V_{DD} = 0\text{V}, \text{V}_{SS} = \text{Open}, \\ All \text{ Other Pins Open} \\ (Pins D/F 1-2-8-9) \\ (Pins C 2-3-12-13) $	0.1	1.2	V



PAGE 30

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN		INP	UTS		OUTPUTS					PACKAGE	D.C. SUPPLY				
NO.	1 2	2 3	8 12	9 13	3 4	4 6	5 8	6 9	10 14	11 16	12 18	13 19	DIL, FP CCP	7 10	14 20
			(3)											V _{SS}	V _{DD}
1	1	1	_ <u>_</u>	1		OPEN									
2	0	0	0	0		OPEN					Ļ				


NOTES

Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with 1. the Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, $_T$ = Transition Low to High. Prior to Pattern 1, apply 7 clock pulses to Pin D/F 8.

- 2.
- З.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL





FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL



NOTES

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.

NOTES

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CLAMP VOLTAGE



NOTES 1. Each input to be tested separately.




NOTES 1. Each input to be tested separately. 2. f = 100KHz to 1MHz.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS




NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$. **2.** $C_L = 50pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME (CONTINUED)



NOTES: See Page 33.

TABLE	4 - P	ARAMETER	DRIFT	VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 120	nA
6 to 9	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	±20	nA
10 to 13	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	nA
38 to 45	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	V
78 to 85	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	V
94	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
95	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-10-11-12-13) (Pins C 4-6-8-9-14-16-18-19)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins D/F 1-2-8-9) (Pins C 2-3-12-13)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-10-11-12-13) (Pins C 4-6-8-9-14-16-18-19)	V _{OUT}	Open or V _{DD}	-
3	Inputs - (Pins D/F 1-2-8-9) (Pins C 2-3-12-13)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.		CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Te	emperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-10-11-12-13) (Pins C 4-6-8-9-14-16-18-19)		V _{OUT}	V _{DD}	V
3	Input - (Pin D/F 9) (Pin C 13)		V _{IN}	· V _{DD}	V
4	Input -	(Pin D/F 8) (Pin C 12)	V _{IN}	V _{GEN1}	Vac
5	Inputs -	(Pins D/F 1-2) (Pins C 2-3)	V _{IN}	V _{GEN2}	Vac
6	Pulse Volta	ige	V _{GEN}	0V to V _{DD}	Vac
7	Pulse Freq	uency Square Wave	fgen1 fgen2	100k ±10% 50k ±10% 50 ± 15% Duty Cycle t _r = t _f ≤ 400ns	Hz
8	Positive Su (Pin D/F 14 (Pin C 20)	ipply Voltage I)	V _{DD}	6.0(+ 0-0.5)	V
9	Negative S (Pin D/F 7) (Pin C 10)	upply Voltage	V _{SS}	0	V

NOTES

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.





NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}$.

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	1	T		r	T	r		
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC	DLUTE	
		0 TIND 0 E	TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	МАХ	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 0.12	-	0.4	μΑ
6 to 9	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	± 20		-50	nA
10 to 13	Input Current High Level	IIH	As per Table 2	As per Table 2	± 20	-	50	nA
38 to 45	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	- -	0.26	V
46 to 53	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026	-	0.26	V
78 to 85	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	3.98	-	V
86 to 93	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	±0.2	5.48	-	V
94	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	- 0.45	- 1.45	V
95	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V

NOTES

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.

1





FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.



TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
				CONDITIONS		MIN	MAX	UNIT
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	-		40	μA
94	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.6	-0.4	-1.5	V
95	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.6	0.4	1.4	V



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



PAGE 44

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using SGS-Thomson Specification Ref.: 0019255.
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL- STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.