

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS QUAD 2-INPUT AND GATES,

BASED ON TYPE 54HC08

ESCC Detail Specification No. 9201/106

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 42

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS QUAD 2-INPUT AND GATES,

BASED ON TYPE 54HC08

ESA/SCC Detail Specification No. 9201/106

10-1 6

space components coordination group

		Approved by		wed by
	Issue/Rev	Date	SCCG Chairman	ESA Director General or his Deputy
	Issue 1	November 1991	Tonoment	to late
	Revision 'A'	February 1994	Tommer	, af and the form
	Revision 'B'	August 2001	7.30	And Charles
-	Revision 'C'	February 2002	7.30	A



PAGE 2


DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
'A'	Feb. '94	 P1. Cover Page P2. DCN P 6. Table 1(a) P 8. Figure 2(b) P 13. Notes to Figures P 18. Para. 4.4.2 P 39. Figure 6 	: Lead Material and/or Finish amended. : Drawing altered. : Dimension F(max) amended. : Note 13 added. : Lead finish, Types amended. : Figure altered.	None None 221050 23541 23541 23541 221050 221008
'В'	Aug. '01	 P1. Cover page P2. DCN P4. T of C P5. Para. 1.3 P6. Table 1(a) P7. Figure 2(a) P9. Figure 2(c) P13. Notes to Figures P13A. Figure 2(g) P14. Figure 3(a) P18. Para. 4.3.2 Para. 4.4.2 Para. 4.5.2 P42. Appendix 'B' 	 Appendix 'B', Manufacturer change. New sentence added. New variants 10 and 11 added. Side Elevation corrected. Dimension 'C' amended. In the drawing, Pin No. 20 location corrected. Title amended to read 2(a) to 2(g). Note 9 text amended to include SO. New Figure added. Titles amended to include SO. Text amended to include SO. New sentence inserted after 'No. 23500'. Text amended to include SO packages. Manufacturer reference changed. New deviations added. 	None None 221603 221603 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566 221566
'С'	Feb. '02		: Text amended to include SO packages.	None None 23947

	see	ESA/SCC Detail Specification	÷	PAGE	3
		No. 9201/106		ISSUE	1
	~ 				
		TABLE OF CONTENTS			
1.	GENERAL				Page
8.	GENERAL				5
1.1	Scope				5
1.2 1.3	Component Type Varia	nts			5
1.3	Maximum Ratings Parameter Derating Info	reation			5
1.5	Physical Dimensions	maton			5
1.6	Pin Assignment	,			5 5
1.7	Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
1.10	Handling Precautions				5
1.11	Input and Output Prote	ction Networks			5
2.	APPLICABLE DOCUM	ENTS			17
3.	TERMS, DEFINITIONS	, ABBREVIATIONS, SYMBOLS AND U	NITS		17
4.	REQUIREMENTS				17
4.1	General				17
4.2	Deviations from Generic				17
4.2.1	Deviations from Special				17
4.2.2	Deviations from Final Pr				17
4.2.3 4.2.4	Deviations from Burn-in				17
4.2.4	Deviations from Qualific Deviations from Lot Acc				17
4.3	Mechanical Requiremen				18
4.3.1	Dimension Check				18 18
4.3.2	Weight				18
4.4	Materials and Finishes				18
4.4.1	Case				18
4.4.2	Lead Material and Finish	1			18
4.5	Marking				18
4.5.1	General				18
4.5.2 4.5.3	Lead Identification				18
4.5.3	The SCC Component N Traceability Information	umper			19
4.6	Electrical Measurements				19
4.6.1	Electrical Measurements				19 10
4.6.2		at High and Low Temperatures			19 19
4.6.3	Circuits for Electrical Me				19
4.7	Burn-in Tests				19
4.7.1	Parameter Drift Values				19
4.7.2	Conditions for H.T.R.B.				19
4.7.3		T.R.B. and Power Burn-in			19
4.8	Environmental and End				37
4.8.1 4.8.2	Electrical Measurements	on Completion of Environmental Tests			37
4.8.2 4.8.3		at Intermediate Points during Endurance	l ests		37
4.8.4	Conditions for Operating	on Completion of Endurance Tests			37
4.8.5	Electrical Circuits for Operating				37
4.8.6	Conditions for High Terr				37 37
-		1			J.

	see /	ESA/SCC Detail Specification No. 9201/106	Rev. 'B'	PAGE ISSUE	4
4.9 4.9.1 4.9.2 4.9.3 TABLE	Total Dose Irradiation T Application Bias Conditions Electrical Measurement	-			Page 37 37 37 37 37
1(a) 1(b) 2 3 4 5(a) 5(c) 6 7	 1(b) Maximum Ratings 2 Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters 3 Electrical Measurements at High and Low Temperatures 4 Parameter Drift Values 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Power Burn-in and Operating Life Test 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing 				
FIGUR 1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protec Circuits for Electrical Me Electrical Circuit for Bur Electrical Circuit for Bur	easurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C /er Burn-in and Operating Life Test	Channels Channels		7 14 14 15 15 16 28 35 35 35 36 39
<u>appen</u> 'A' 'B'	DICES (Applicable to spe AGREED DEVIATIONS AGREED DEVIATIONS	<u>cific Manufacturers only)</u> FOR TEXAS INSTRUMENTS (F) FOR STMICORELECTRONICS (F)			41 42

, . .



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Quad 2-Input AND Gate, having fully buffered outputs, based on Type 54HC08. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	Vout	-0.5 to V _{DD} +0.5	v	Notes 1, 3
4	Device Dissipation (Continuous)	PD	300	mW	Note 4
5	Supply Current	IDDop	50	mA	
6	Operating Temperature Range	Τ _{ορ}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

<u>NOTES</u>

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 25 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.





FIGURE 2 - PHYSICAL DIMENSIONS



SYMBOL	MILLIMETRES		NOTEO	
OTWEOL.	MIN	MAX	NOTES	
A	6.75	7.06		
В	9.76	10.14		
С	1.49	1.95		
D	0.10	0.15	8	
E	7.50	7.75		
F	1.27	TYPICAL	5, 9	
G	0.38	0.48	8	
н	6.0		8	
L	18.75	22.0		
М	0.33	0.43		
N	4.31	TYPICAL		


2.



....

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTED	
5 TABOL	MIN	MAX	NOTES
A	2.10	2.54	
a1	3.0	3.70	D
a2	0.63	1.14	3
В	1.82	2.23	
b	0.40	0.50	8
b1	0.20	0.30	8
D	18.79	19.20	
E	7.36	7.87	
e	2.54 T	PICAL	6, 9
e1	15.11	15.37	
e2	7.62	8.12	
F	7.11	7.75	
I	~	3.70	
K	10.90	12.10	
l	1.27 T	PICAL	8 [']






PAGE

7

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



NOTES: See Page 13.




;•

.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 14-PIN



SYMBOL	MILLIM	MILLIMETRES		
STWDUL	MIN	MAX	NOTES	
A	1.27	2.03	***************************************	
b	0.38	0.56	8	
C	0.08	0.23	8	
D	8.56	8.89	4	
E	5.97	6.73		
E1	7.00 T	YPICAL	4	
e	1.27 T	PICAL	5, 9	
L	6.86	8.0	8	
L1	21.34	21.84		
Q	0.51	1.02	2	
S	0.25	0.64	7	






7.


FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 14-PIN



Note 1	1/2	3	4	5	6	7	
		Ŀ	Ę	Ę			b1

SYMBOL	MILLIM		
STWDUL	MIN	MAX	NOTES
A	~	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
Θ	2.54 T	/PICAL	6, 9
F	1.27 T	PICAL	
н	0.76	-	8
L	3.30	5.08	8
Q	0.51	~	3
S	1.78	2.54	7
α	0°	15°	10







21

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





	SYMBOL	MILLIMETRES		NOTES
	OTMOOL	MIN	MAX	
	А	8.69	9.09	***************************************
	В	7.80	9.09	
	С	0.25	0.51	11
	D	0.89	1.14	12
	E	1.14	1.40	8
Centralized	F	0.56	0.71	8
	G	1.27 TYPICAL		5, 9
000000000000000000000000000000000000000	Н	1.63	2.54	



PAGE 13

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.


- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.



2.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTEO	
STWDOL	MIN.	MAX.	NOTES
A	6.75	7.06	***************************************
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	8
E	7.50	00000000000000000000000000000000000000	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYF	PICAL	***************************************
L	10	10.65	000000000000000000000000000000000000000
M	0.33	0.43	000000000000000000000000000000000000000
N	4.31 TY	PICAL	***************************************

NOTES: See Page 13.

		*******		2000000000000	****	******			000000000000000000000000000000000000000			
	ES	A/SC	C Det No. 9	•		ation			Rev.		-	PAGE 14 SSUE 1
	<u>FIGU</u>	RE 3/	(a) - F	NIN A	SSIG	NMEI	NT					
DUAL-IN-LINE, SO AND FLAT F			<u></u>					010	~	DAO //		
······	1101171011					Ĺ	HIP	CARI	<u>AIER</u>	PACK	AGE	•
						4	A	NC	4Y	NC	3B	
1A 1	14 V	DD				- 1	/~~~ °	 17		\sim	\sim	~
1B 2	13	4B		4	в	19	0	17	10	15	14	13 3 A
		40		VD		20						12 3Y
1Y 3	12	4A			Ē		.					
2A 4		4Y		N	ر ن ۲	1	۳ ۱ ۱					
				1	a) :	2						$10 \bigvee V_{SS}$
2B 5	10	3B		1	в):	3						9 (2Y
2Y 6	9	3A				4		5	6	7	8	
						<u>ل</u> سک ۱۱	<u>ر</u> ر	NC	2A	NC	2B	
V _{SS} 7	8	3Y										
TOP VIEW								TO	P VIE	W		
FLAT PACKAGE, SO AND DUAL-I	N-I INF TO) CHI	PCA	RDIE				ACKIT	-			
FLAT PACKAGE, SO AND		<u> </u>	<u></u>			<u></u>		VILLIVI	•			
	2 3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS 2	34	6	8	9	10	12	13	14	16	18	19	20
FIGU	<u>RE 3(b) -</u>	TRU	<u>тн т</u>	ABLE	(EA(<u>CH G</u>	ATE	è				
	INI	PUTS			OUTF	TUY						
	A		В		(=	A.B						
	L		L L		L L	~~~~						
	L		Ĥ H		L H							
			~~~~~	********		·····						

2.

.

<u>**NOTES**</u> 1. Logic Level Definitions: L = Low Level, H = High Level.



#### FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)

Not applicable.

# (1) (2) 8 (3)

FIGURE 3(d) - FUNCTIONAL DIAGRAM

1B	(2)	&	(3)	1Y
2A	(4)			
2A 2B	(5)		(6)	2Y
2D 3A	(9)			
3B	(10)		(8)	3Y
4A	(12)			
4A 4B	(13)		(11)	4Y
~13				


#### <u>NOTES</u>


1. Pin numbers shown are for DIP and FP.

1A

?*

.





VARIANTS 06 TO 09

?•

.



ç.,

#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V_{IC} = Input Clamp Voltage.
- I_{IC} = Input Clamp Diode Current.

#### 4. <u>REQUIREMENTS</u>

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

# 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.

- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



PAGE 18

# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

### 4.3 MECHANICAL REQUIREMENTS

### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No.; 23500. (See Table 1(a) for Type Variants).

#### 4.5 <u>MARKING</u>

#### 4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920110601	₿Ę
Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)		]
Total Dose Irradiation Level (if applicable)		

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	1 15 117
		OTTODE	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0 \mu s, f = 10 kHz (min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 6	Quiescent Current	dd	3005	4(a)	VIL = 0V, VIH = $6.0V$ V _{DD} = $6.0V$ , V _{SS} = $0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	0.1	μA
7 to 14	Input Current Low Level	Ι <u>ιι</u>	3009	4(b)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0 V \\ V_{IN} \; (\text{Remaining Inputs}) \\ \; = \; 6.0 V \\ V_{DD} \; = \; 6.0 V, \; V_{SS} \; = \; 0 V \\ (\text{Pins D/F 1-2-4-5-9-10-12-13}) \\ (\text{Pins C 2-3-6-8-13-14-18-19}) \end{array}$	-	-50	nA
15 to 22	Input Current High Level	l _{ιΗ}	3010	4(c)	$V_{IN} \text{ (Under Test) } = 6.0V$ $V_{IN} \text{ (Remaining Inputs)} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	-	50	nA

NOTES: See Page 23.



.

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	T	T	·····	·····				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIÑ	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	
23 to 26	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Gate Under Test: $V_{IN1} = 1.5V$ , $V_{IN2} = 0.3V$ $I_{OL} = 20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
27 to 30	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 3.15V, V_{IN2} = 0.9V$ $I_{OL} = 20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
31 to 34	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Gate Under Test: $V_{IN1} = 4.2V, V_{IN2} = 1.2V$ $I_{OL} = 20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
35 to 38	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Gate Under Test: $V_{IN1} = 3.15V, V_{IN2} = 0.9V$ $I_{OL} = 4.0mA$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.26	V
39 to 42	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Gate Under Test: $V_{IN1} = 4.2V$ , $V_{IN2} = 1.2V$ $I_{OL} = 5.2mA$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.26	V

NOTES: See Page 23.



ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEOT	TEST CONDITIONS	LIN	1ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
43 to 46	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Gate Under Test: $V_{IN} = 1.5V$ , $I_{OH} = -20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	1.9	-	V
47 to 50	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Gate Under Test: $V_{IN} = 3.15V$ , $I_{OH} = -20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	4.4	-	V
51 to 54	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Gate Under Test: $V_{IN} = 4.2V$ , $I_{OH} = -20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	5.9	-	V
55 to 58	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Gate Under Test: $V_{IN} = 3.15V$ , $I_{OH} = -4.0mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.98	-	V
59 to 62	Output Voltage High Level 5	V _{OH5}	3006	4( <del>0</del> )	Gate Under Test: $V_{IN} = 4.2V$ , $I_{OH} = -5.2mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	5.48	-	V
63	Threshold Voltage N-Channel	Vthn	-	4(f)	1A Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$ , $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.45	-1.45	v
64	Threshold Voltage P-Channel <b>DTES:</b> See Page 23.	V _{THP}	-	4(g)	1A and 1B inputs at Ground All Other inputs: $V_{IN} = -5.0Vdc$ $V_{SS} = -5.0V, I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.45	1.35	V

NOTES: See Page 23.



.

?*

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	NO. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		
		01111002	MIL-STD 883	FIG.	D/F = DIP AND FP $C \approx CCP$ )		мах	UNIT
65 to 72	Input Clamp Voltage (to V _{SS} )	VIC1	-	4(h)	$\begin{array}{l} I_{IN} \; (\text{Under Test}) = \; -0.1 \text{mA} \\ V_{DD} = \; \text{Open}, \; V_{SS} \; = 0 \text{V} \\ \text{All Other Pins Open} \\ (\text{Pins D/F 1-2-4-5-9-10-12-13}) \\ (\text{Pins C 2-3-6-8-13-14-18-19}) \end{array}$	-0.4	-0.9	V
73 to 80	Input ClampVoltage (to V _{DD} )	V _{IC2}	-	4(h)	$\begin{split} I_{IN} & (\text{Under Test}) = 0.1\text{mA} \\ V_{DD} = 0\text{V}, \ V_{SS} = \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-4-5-9-10-12-13}) \\ & (\text{Pins C 2-3-6-8-13-14-18-19}) \end{split}$	0.4	0.9	V

#### <u>NOTES</u>

- 1. Maximum time to output comparator strobe 30µs.
- 2. Test each pattern of Figure 4(a).
- 3. Guaranteed but not tested.
- Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

			TEST		TEST CONDITIONS		iits	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
81 to 88	Input Capacitance	C _{IN}	3012	4(i)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = 0 \text{V}$ Note 3 (Pins D/F 1-2-4-5-9-10-12- 13) (Pins C 2-3-6-8-13-14-18- 19)	-	10	pF
89	Propagation Delay Low to High (1B to 1Y)	t₽LH	3003	4(j)	$\begin{array}{l} \text{Gate Under Test:} \\ V_{\text{IN1}} = \text{Pulse Generator} \\ V_{\text{IN2}} = V_{\text{DD}} \\ V_{\text{IN}} (\text{Remaining Inputs}) \\ = 0V \\ V_{\text{DD}} = 4.5V, V_{\text{SS}} = 0V \\ \text{Note 4} \\ \underline{\text{Pins D/F}} \\ 2 \text{ to 3} \\ \hline 3 \text{ to 4} \end{array}$	-	18	ns
90	Propagation Delay High to Low (1B to 1Y)	₽HL	3003	4(j)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	18	ns
91	Transition Time Low to High	tт∟н	3004	4(j)	Gate Under Test: $V_{IN1}$ = Pulse Generator $V_{IN2}$ = $V_{DD}$ $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4 (Pin D/F 3) (Pin C 4)	~	15	ns
92	Transition Time High to Low <b>TES:</b> See Page 23.	t _{THL}	3004	4(j)	Gate Under Test: $V_{IN1}$ = Pulse Generator $V_{IN2}$ = $V_{DD}$ $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4 (Pin D/F 3) (Pin C 4)		15	ns

NOTES: See Page 23.



ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

	T	T	r	Y		·····		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz (min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 6	Quiescent Current	סס	3005	4(a)	$V_{IL} \approx 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} \approx 0V$ All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	2.0	μΑ
7 to 14	Input Current Low Level	Ι <u>μ</u>	3009	4(b)		-	-1.0	μA
15 to 22	Input Current High Level	Ι _{ΙΗ}	3010	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 6.0 \text{V} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 0 \text{V} \\ V_{DD} \; = \; 6.0 \text{V}, \; V_{SS} \; = \; 0 \text{V} \\ (\text{Pins D/F 1-2-4-5-9-10-12-13}) \\ (\text{Pins C 2-3-6-8-13-14-18-19}) \end{array}$	-	1.0	μΑ

NOTES: See Page 23.



ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	lits	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
23 to 26	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Gate Under Test: $V_{IN1} = 1.5V, V_{IN2} = 0.3V$ $I_{OL} = 20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
27 to 30	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 3.15V, V_{IN2} = 0.9V$ $I_{OL} = 20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
31 to 34	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Gate Under Test: $V_{IN1} = 4.2V, V_{IN2} = 1.2V$ $I_{OL} = 20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.1	V
35 to 38	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Gate Under Test: $V_{IN1} = 3.15V, V_{IN2} = 0.9V$ $I_{OL} = 4.0mA$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	-	0.4	V
39 to 42	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Gate Under Test: $V_{IN1} = 4.2V, V_{IN2} = 1.2V$ $I_{OL} = 5.2mA$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	~	0.4	V

NOTES: See Page 23.

•

?*



ESA/SCC Detail Specification

No. 9201/106

ISSUE 1

·····	TABLE 3 - ELECTRI	CAL MEAS	UREMENTS	<u>AT HIG</u>	H AND LOW TEMPERATU	RES (CO	<u>ONT'D)</u>	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIN		UNIT
43 to 46	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Gate Under Test: $V_{IN} = 1.5V$ , $I_{OH} = -20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	1.9	-	V
47 to 50	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Gate Under Test: $V_{IN}$ = 3.15V, $I_{OH}$ = -20µA All Other Gates: $V_{IN}$ = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	4.4	-	V
51 to 54	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Gate Under Test: $V_{IN} = 4.2V$ , $I_{OH} = -20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	5.9	-	V
55 to 58	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Gate Under Test: $V_{IN} = 3.15V$ , $I_{OH} = -4.0mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	3.7	-	V
59 to 62	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Gate Under Test: $V_{IN} = 4.2V$ , $I_{OH} = -5.2mA$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	5.2	-	V
65 to 72	Input Clamp Voltage (to V _{SS} )	V _{IC1}	-	4(h)	$\begin{split} I_{IN} & (\text{Under Test}) = -0.1\text{mA} \\ V_{DD} = & \text{Open}, V_{SS} = 0\text{V} \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-4-5-9-10-12-13}) \\ & (\text{Pins C 2-3-6-8-13-14-18-19}) \end{split}$	-0.1	-1.2	V
73 to 80	Input ClampVoltage (to V _{DD} ) DTES: See Page 23.	V _{IC2}	-	4(h)	$\begin{split} I_{IN} & (\text{Under Test}) = 0.1\text{mA} \\ V_{DD} &= 0\text{V}, \ V_{SS} = \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-4-5-9-10-12-13}) \\ & (\text{Pins C 2-3-6-8-13-14-18-19}) \end{split}$	0.1	1.2	V

NOTES: See Page 23.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN				IŅPI	UTS					OUTI	PUTS		PACKAGE	D.C. S	UPPLY
NO.	1 2	2 3	4 6	5 8	9 13	10 14	12 18	13 19	3 4	6 9	8 12	11 16	DIL, FP CCP	7 10	14 20
1	1	1	1	1	1	1	1	1		OP	EN			V _{SS}	V _{DD}
2	1	0	1	0	1	0	1	0		OP	EN				
3	0	1	0	1	0	1	0	1		OP	EN			<b>V</b>	


#### NOTES

Figure 4 (a) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

2.


FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL




#### NOTES

1. Each input to be tested separately.




?*

.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




### **NOTES**

1. Each output to be tested separately.

NOTES 1. Each output to be tested separately.

# FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL






7.


.


# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(h) - INPUT CLAMP VOLTAGE




**NOTES** 1. Each input to be tested separately.






NOTES 1. Each input to be tested separately.

2. f = 100KHz to 1MHz.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)





#### <u>NOTES</u>

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6ns$ , f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ . 2.  $C_L = 50pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



;•

.

### TABLE 4 - PARAMETER DRIFT VALUES

		~~~~					
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT	
4 to 6	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 30	nA	
7 to 14	Input Current Low Level	h <u>.</u>	As per Table 2	As per Table 2	±20	nA	
15 to 22	Input Current High Level	h _Η	As per Table 2	As per Table 2	±20	nA	
35 to 38	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	V	
55 to 58	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	V	
63	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V	
64	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V	



2.

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	6.0(+0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

<u>NOTES</u>

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega min$. to $10k\Omega max$.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	V _{OUT}	Open or V _{DD}	-
3	Inputs - (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



.


<u>.</u>..

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-6-8-11) (Pins C 4-9-12-16)	V _{OUT}	V _{DD}	V
3	Inputs - (Pins D/F 1-2-4-5-9-10-12-13) (Pins C 2-3-6-8-13-14-18-19)	V _{IN}	V _{GEN}	Vac
4	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
5	Pulse Frequency Square Wave	f	100k ±10% 50 ± 15% Duty Cycle t _r = t _f ≤ 400ns	Hz
6	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	6.0(+ 0-0.5)	ν
7	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V


<u>NOTES</u>

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.





2

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.






NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



?•

.

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



21

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}$.

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



21

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR		CHANGE LIMITS	ABSOLUTE		
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	~		-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	~	As per Table 2	As per Table 2	-	-	-	-
4 to 6	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 0.03	-	0.1	μA
7 to 14	Input Current Low Level	l <u>ı</u>	As per Table 2	As per Table 2	±20	~	-50	nA
15 to 22	Input Current High Level	IIH	As per Table 2	As per Table 2	±20		50	nA
35 to 38	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	-	0.26	V
39 to 42	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026	~	0.26	V
55 to 58	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	3.98	-	v
59 to 62	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	±0.2	5.48		V
63	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-0.45	-1.45	V
64	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	0.45	1.35	V

<u>NOTES</u>


1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



?

•

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



<u>NOTES</u>

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.



2.

.

TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
4 to 6	Quiescent Current	IDD	As per Table 2	As per Table 2	-	-	10	μΑ
63	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.6	- 0.4	- 1.5	V
64	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.6	0.4	1.4	V



2.

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go- tests and presented in histogram form is required.



ç-

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS			
Para. 4.2.3 Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectron Specification Ref.: 0019255.				
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL- STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			