

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS, BASED ON TYPE 54HCT245 ESCC Detail Specification No. 9405/014

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 42

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS, BASED ON TYPE 54HCT245

ESA/SCC Detail Specification No. 9405/014



space components coordination group

			Аррі	proved by	
	Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
	Issue 1	January 1992	Tonomens	J. I Lake	
	Revision 'A'	March 1994 -	Tommen's	- Liou	
-	Revision 'B'	March 2002	71.160×	Am.	



Rev. 'B'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

DOCUMENTATION CHANGE NOTICE					
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.	
'A'	Mar. '94	P1. Cover page P2. DCN P6. Table 1(a) P18. Para. 4.4.2 P29. Figure 4(e) P30. Figure 4(i) P39. Figure 6 P40. Table 7	Lead Material and/or Finish amended Lead Finish, Types amended Note 1 amended "V _{DD} " added to drawing Bias Conditions amended No. 80, Absolute Limits amended	None None 221050 221050 23591 23591 221008 221107	
'B'	Mar. '02	P1. Cover page P2. DCN P4. T of C P5. Para. 1.3 P6. Table 1(a) P9. Figure 2(c) P13. Notes to Figures P13A. Figure 3(a) P14. Figure 3(a) P18. Para. 4.3.2 Para. 4.4.2 Para. 4.5.2 P42. Appendix 'B'	Appendix 'B', Manufacturer change New sentence added New Variants 10 and 11 added In the drawing, Pin 20 location corrected Title amended to read 2(e) to 2(g) Note 9 text amended to include SO New Figure added Sub-title amended to include SO Text amended to include SO New sentence inserted after 'No. 23500' Text amended to include SO packages Manufacturer reference changed New deviations added	None None 221603 221561 221550 221561 221561 221561 221561 221561 221603 221603	
				-	



PAGE 3 ISSUE 1

TABLE OF CONTENTS

1.	GENERAL	-	Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input and Output Protection Networks		555555555555
2.	APPLICABLE DOCUMENTS		17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS		17
4.	REQUIREMENTS		17
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3.1 4.3.2 4.4 4.4.1 4.4.2 4.5.3 4.5.1 4.5.3 4.5.4 4.6.1 4.6.2 4.6.3 4.7.1 4.7.2	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. and Power Burn-in		17 17 17 17 17 18 18 18 18 18 18 19 19 19 19 19
4.7.3 4.8 4,8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Electrical Circuits for H.T.R.B. and Power Burn-in Environmental and Endurance Tests Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	- 49 	19 37 37 37 37 37 37 37



Rev. 'B'

PAGE 4

ISSUE 1

4.9 4.9.1 4.9.2 4.9.3	4.9.1 Application 4.9.2 Bias Conditions				
TABLE	<u>s</u>				
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c)	Type Variants Maximum Ratings Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters Electrical Measurements at High and Low Temperatures Parameter Drift Values Conditions for Burn-in High Temperature Reverse Bias, N-Channels Conditions for Burn-in High Temperature Reverse Bias, P-Channels Conditions for Power Burn-in and Operating Life Test Electrical Measurements on Completion of Environmental Tests and	6 20 23 25 32 33 33 34 38			
7	at Intermediate Points and on Completion of Endurance Testing Electrical Measurements During and on Completion of Irradiation Testing	40			
<u>FIGUR</u>	<u>es</u>				
	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protection Networks Circuits for Electrical Measurements Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels Electrical Circuit for Power Burn-in and Operating Life Test Bias Conditions for Irradiation Testing DICES (Applicable to specific Manufacturers only)	7 14 14 15 15 16 28 35 35 36			
'A'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F) AGREED DEVIATIONS FOR STMICROELECTRONICS (F)	41 42			



Rev. 'B'

PAGE

5

1

ISSUE

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Octal Bus Transceiver, with 3-State Outputs, based on Type 54HCT245. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'B'

PAGE 6

ISSUE

TABLE 1(a) - TYPE VARIANTS

VARIANT .	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	385	mW	Note 4
5	Supply Current	IDDop	70	mA	**************************************
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional for $4.5V \le V_{DD} \le 5.5V$.
- 2. Input current limited to $I_{IC} = \pm 20 \text{mA}$.
- Output current limited to l_{OUT} = ±35mA.
 The maximum device dissipation is determined by l_{DDop} max. (70mA) x 5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DEPATING INFORMATION

Not applicable.




PAGE

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 20-PIN




SYMBOL	MILLIM	ETRES	NOTEC
O TWIDOL	MIN	MAX	NOTES
Α	9.98	10.34	***************************************
В	9.98	10.34	
C	1.45	1.78	
D	0.10	0.18	8
E	11.30	11.56	
F	1.27 T\	PICAL	5, 9
G	0.38	0.48	8
Н	7.24	8.16	8
L.	24.46	26.67	
M	0.45	0.55	~ •
N	7.87 TYPICAL		
0	1.27 TYPICAL		
р	0.10	0.25	



PAGE 8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL.	MILLIM	NOTEO	
3 TIVIDOL	MIN	MAX	NOTES
A	2.10	2.72	000000000000000000000000000000000000000
a1	3.0	3.70	
a2	0.63	1.14	3
В	1.93	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	25.14	25.65	
E	7.36	7 . 87	
е	2.54 T	YPICAL	6, 9
e1	22.73	22.99	,
e2	7.62	8.12	
F	[^] 7.11	7.62	3000
l	. ~	3.86	~-
K	11.30	11.56	
ℓ	1.27 TY	PICAL PICAL	8

10




Rev. 'B'

PAGE 9

ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



BOOGGE STREET,	DIMENSIONS	MILLIM MIN	MILLIMETRES MIN MAX	
000000000000000000000000000000000000000	A A1 B C C ₁	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
200000000000000000000000000000000000000	D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
***************************************	E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4 .
Socoooooooooooooooooooooooooooooooooooo	h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 20-PIN



BEATERIARS 1990 000 000 000 000 000 000 000 000 00				
SYMBOL MILLIMETF				
STIVIBOL	MIN	MAX	NOTES	
A	1.14	2.34	***************************************	
b	0.38	0.56	8	
C	0.08	0.23	8	
D	-	12.95	4	
E	6.60	7.65		
E1	8.15 T	YPICAL YPICAL	4	
е	1.27 T\	YPICAL	5, 9	
L	6.35	9.40	8	
L1	18.90	25.90		
Q	-0.25	1.02	2	
\$. 0.13	1.14	7	




PAGE 11

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL	MILLIMETRES		NOTES
3 TIVIDOL	MIN	MAX	NOTES
А	~	5.08	300000000000000000000000000000000000000
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	23.62	24.76	4
E	6.22	7.62	4
E1	7 . 37	8.13	
е	2.54 TYPICAL		6, 9
F	1.27 TY	/PICAL	
Н	0.76	-	
L	3.30	5.08	8
Q	0,51		3
S	0.38	1.27	7
α	Ö°	15 ^{-o}	10





PAGE 12

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL





SYMBOL	MILLIM	ETRES	NOTES
	MIN	MAX	NOTES
A	8.69	9.09	
В	7.80	9.09	
C	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 T	/PICAL TO THE PROPERTY OF THE	5, 9
H	1.63	2.54	,



Rev. 'B'

PAGE 13

ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat, SO and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




Rev. 'B'

PAGE 13A

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



0)44501	MILLIM	ETRES	
SYMBOL	MIN.	MAX.	NOTES
Α	6.99	7.24	***************************************
В	12.83	13.08	***************************************
С	1.47	1.85	***************************************
D	0.076	0.152	8
E	11.3	11.56	
F	1.27 T	YPICAL TOTAL	⁻ 5, 9
G	0.38	0.48	8
Н	. 0.60	0.90	8
K	9.00 T	YPICAL	***************************************
L	10	10.65	
M	0.33	0.43	
N	4.31 T	YPICAL	***************************************



Rev. 'B'

PAGE 14

ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGE

CHIP CARRIER PACKAGE




FIGURE 3(b) - TRUTH TABLE

CONTRO	L INPUTS	ODED ATION
Ğ	DIR	OPERATION
L L H	L H X	B data to A bus A data to B bus A and B = Z

NOTES 1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant.




PAGE 15

ISSUE 1

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 16


ISSUE 1

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

INPUT PROTECTION




OUTPUT PROTECTION



VARIANTS 01 TO 05

INPUT PROTECTION

OUTPUT PROTECTION



VARIANTS 06 TO 09



PAGE 17

ISSUE

2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

None.

4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.



Rev. 'B'

PAGE 18

ISSUE 1

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



PAGE 19

ISSUE 1

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

Detail Specification Number

Type Variant (see Table 1(a))

Testing Level (B or C, as applicable)

Total Dose Irradiation Level (if applicable)

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = \pm 22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5)$ °C and -55 (+5.0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 <u>Electrical Circuits for H.T.R.B and Power Burn-in</u>

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

r		· · · · · · · · · · · · · · · · · · ·	r	······	VIN TENTERATURE - U.C.			
NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIM	MAX	UNIT
1	Functional Test 1	-	-	-	-	-		
2	Functional Test 2 - 3(b) Verify Truth Table without Load. $V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ $t_r = t_f < 500 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1						-	-
3 to 8	Quiescent Current 1 $I_{DD \ 1}$ 3005 $I_{DD \ 2}$ 4(a) $I_{DD \ 2}$ $I_{DD \ 2}$ $I_{DD \ 2}$ $I_{DD \ 3}$ $I_{DD \ 1}$ 3005 $I_{DD \ 2}$ $I_{DD \$						0.4	μΑ
9 to 10	Quiescent Current 2	I _{DD2}	3005	4(a)	V_{IN} (B1) = 2.4V or 0.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin 20)	-	2.4	mA
11 to 12	Input Current Low Level	nput Current I_{IL} 3009 4(b) V_{IN} (Under Test) = 0V		V _{IN} (Remaining Inputs) = 5.5V V _{DD} = 5.5V, V _{SS} = 0V	-	-50	nA	
13 to 14	Input Current High Level	Input Current I _{IH} 3010 4(c) V _{IN} (Under Test) = 5.5						

NOTES: See Page 22.



PAGE 21

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	LIKUT
140.	OTATAOTERIOTIOS	STINDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
15 to 30	Output Voltage Low Level 1	Level 1 $\begin{aligned} V_{IN} &= 0.8V = V_{IN}(\overline{G}) \\ V_{IN(DIR)} &= 0.8V \text{ or } 2.0V \\ I_{OL} &= 20 \mu A \\ All \text{ other Inputs:} \\ V_{IN} &= 0V \\ V_{DD} &= 4.5V, V_{SS} &= 0V \\ (Pins 2-3-4-5-6-7-8-9 \text{ or} \\ 11-12-13-14-15-16-17-18) \end{aligned}$						V
31 to 46	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Transceiver Under Test: $V_{IN} = 0.8V = V_{IN}(\overline{G})$ $V_{IN(DIR)} = 0.8V$ or 2.0V $I_{OL} = 6.0$ mA All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	-	0.26	V
47 to 62	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Transceiver Under Test: $V_{IN} = 2.0V$ $V_{IN}(G) = 0.8V$ $V_{IN}(DIR) = 0.8V$ or 2.0V $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	4.4	-	V
63 to 78	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Transceiver Under Test: $V_{IN} = 2.0V$ $V_{IN(G)} = 0.8V$ $V_{IN(DIR)} = 0.8V$ or $2.0V$ $I_{OH} = -6.0$ mA All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	3.98	-	V

NOTES: See Page 22.



PAGE 22 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			·····			<u> </u>		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	ITS	UNIT
:			883	C = CCP)		MIN	MAX	
79	Threshold Voltage N-Channel	V_{THN} - 4(f) DIR Input at Ground B Bus Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$, $I_{SS} = -10 \mu A$ (Pin 10)					-1.45	V
80	Threshold Voltage P-Channel			0.45	1.85	V		
81 to 98	Input Clamp Voltage (to V _{SS})	V _{IC1}	•	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins 1-19) (Pins 2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17-18)	-0.4 -0.25	-0.9 -1.2	V
99 to 116	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open, All Other Pins Open (Pins 1-19) (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18)	0.4 0.25	0.9 1.2	V
117 to 132	Output Leakage Current Third State (Low Level Applied)	l _{OZL}	3006	4(i)	$V_{IN(G)} = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18)	-	- 0.5	μΑ
133 to 148	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$V_{IN(G)} = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18)	~	0.5	μA

NOTES

- 1: Maximum time to output comparator strobe 30 µs.
- 2. Test each appropriate pattern of Figure 4(a).
- 3. The parameters include the input currents I_{IL} and I_{IH} .
- 4. Guaranteed but not tested.
- 5. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



PAGE 23 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olvii
149 to 150	Input Capacitance	C _{IN}	3012	4(j)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0V Note 4 (Pins 1-19)	-	10	рF
151 to 152	Propagation Delay Low to High A1 to B1 B2 to A2	t _{PLH}	3003	$ \begin{array}{c c} 3003 & 4(k) & Transceiver Under Test: \\ V_{IN} = Pulse Generator \\ V_{IN(G)} = 0.8V \\ V_{IN(DIR)} = 0.8V \text{ or } 2.0V \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0V \\ V_{DD} = 4.5V, V_{SS} = 0V \\ Note 5 \\ \underline{Pins} \\ 2 \text{ to } 18 \\ 17 \text{ to } 3 \\ \end{array} $				ns
153 to 154	Propagation Delay High to Low A1 to B1 B2 to A2	tpHL	3003	4(k)	Transceiver Under Test: $V_{IN} = \text{Pulse Generator}$ $V_{IN(\overline{G})} = 0.8V$ $V_{IN(DIR)} = 0.8V \text{ or } 2.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $Note 5$ $\frac{\text{Pins}}{2 \text{ to } 18}$ $17 \text{ to } 3$	-	28	ns
155 to 156	Transition Time Low to High	₹т∟Н	3004	4(k)	Transceiver Under Test: V_{IN} = Pulse Generator $V_{IN(G)}$ = 0.8V $V_{IN(DIR)}$ = 0.8V or 2.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = 0V Note 5 (Pins 9-18)	-	12	ns
157 to 158	Transition Time High to Low $ \begin{array}{c cccc} & & & & & & & & & & & & & & & & & $						12	ns

NOTES: See Page 22.



PAGE 24 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

					Ţ	·		·
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIM	IITS MAX	UNIT
159 to 160	Output Enable Time High Impedance to Low Output G to B1 G to A8	^t ₽ZL	-	46	ns			
161 to 162	Output Enable Time High Impedance to High Output 3003 $4(k)$ $V_{IN(G)} = Pulse Generator V_{IN(A1)} or V_{IN(B8)} = 2.0V V_{IN(DIR)} = 0.8V or 2.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = 0V Note 5 Pins 19 to 18 19 to 9$						46	ns
163 to 164	Output Disable Time Low Output to High Impedance G to B1 G to A8	tp£Z	3003	4(k)	$V_{IN(\overline{G})}$ = Pulse Generator $V_{IN(A1)}$ or $V_{IN(B8)}$ = 0.8V $V_{IN(DIR)}$ = 0.8V or 2.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = 0V Note 5 Pins 19 to 18 19 to 9	~	40	ns
165 to 166	Output Disable Time High Output to High Impedance G to B1 G to A8	^t PHZ	3003	4(k)	$V_{IN(G)}$ = Pulse Generator $V_{IN(A1)}$ or $V_{IN(B8)}$ = 2.0V $V_{IN(DIR)}$ = 0.8V or 2.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = 0V Note 5 Pins 19 to 18 19 to 9		40	ns

NOTES: See Page 22.



PAGE 25

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

<u></u>	7		r		~~~~			······································
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OALL
1	Functional Test 1	-	-	Verify Truth Table without Load. $V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	•		
2	Functional Test 2	-	٠	3(b)	-	-	-	
3 to 8	Quiescent Current 1	rent 1 I_{DD1} 3005 $4(a)$ $V_{IL} = 0V$, $V_{IH} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)					8.0	μА
9 to 10	Quiescent Current 2	I _{DD2}	3005	4(a)	V_{IN} (B1) = 2.4V or 0.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin 20)	-	3.0	mA
11 to 12	Input Current Low Level	l _{IL}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pins 1-19)	~	-1.0	μА
13 to 14	Input Current High Level	nput Current I _{IH} 3010 4(c) V _{IN} (Under Test) = 5.5						μА

<u>NOTES</u>: See Page 22.



PAGE 26

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	O, VI,
15 to 30	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Transceiver Under Test: $V_{IN} = 0.8V = V_{IN(G)}$ $V_{IN(DIR)} = 0.8V$ or 2.0V $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)		0.1	V
31 to 46	Output Voltage Low Level 2						0.4	V
47 to 62	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Transceiver Under Test: $V_{IN} = 2.0V$ $V_{IN(G)} = 0.8V$ $V_{IN(DIR)} = 0.8V$ or 2.0V $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	4.4	-	V
63 to 78	Output Voltage High Level 2	V _{OH2}	3006	4(θ)	Transceiver Under Test: $V_{IN} = 2.0V$ $V_{IN(G)} = 0.8V$ $V_{IN(DIR)} = 0.8V$ or 2.0V $I_{OH} = -6.0$ mA All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	3.7	-	V

NOTES: See Page 22.



PAGE 27

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Ottir
81 to 98	Input Clamp Voltage (to V _{SS})	V _{IC1}	V _{DD} = Open, V _{SS} = 0V All Other Pins Open (Pins 1-19)			-0.1 -0.25	-1.2 -1.2	V
99 to 116	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open, All Other Pins Open (Pins 1-19) (Pins 2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17-18)	0.1 0.25	1.2 1.2	V
117 to 132	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)	$V_{IN(\overline{G})} = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18)	-	- 10	μΑ
133 to 148	Output Leakage Current Third State (High Level Applied)	Іохн	3006	4(i)	$V_{IN(G)} = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ Note 3 (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18)	-	10	μA

NOTES: See Page 22.



PAGE 28

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN	INPUTS									~~~~	D.C. S	SUPPLY								
NO.	1	2	3	4	5	6	7	8	9	11	12	13	14	15	16	17	18	19	10	20
1	0								********	0	1	0	1	0	1	0	1	0	V _{SS}	V _{DD}
2	0									1	1	1	1	1	1	1	1	0		
3	1	0	1	0	1	0	1	0	1									0		
4	1	1	1	1	1	1	1	1	1									0		
5	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1		
6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
7	0									0	0	0	0	0	0	0	Н	0		
8	0						***	~~~~		0	0	0	0	0	0	0	L	0	*	. ↓

NOTES

- 1. Figure 4 (a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: For Patterns 1 to 6, 1 = V_{IH} = V_{DD} , 0 = V_{IL} = V_{SS} . For Patterns 7 to 8, 0 = V_{IL} = V_{SS} , H = 2.4V, L = 0.5V.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



<u>NOTES</u>

1. Each input to be tested separately

NOTES

1. Each input to be tested separately.



Rev. 'A'


PAGE 29

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL




NOTES

- V_{IN} = V_{IL}(max) and/or V_{IH}(min) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.

NOTES

- V_{IN} = V_{IL}(max) and/or V_{IH}(min) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL





Rev. 'A'


PAGE 30

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CLAMP VOLTAGE

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE




NOTES

1. Each input to be tested separately.

NOTES

- 1. G Input at 5.5V with DIR Input at 0V or 5.5V.
- 2. Each output to be tested separately.

FIGURE 4(j) - INPUT CAPACITANCE



NOTES 1. Each input to be tested separately.

2. f = 100KHz to 1MHz.




PAGE 31

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME



NOTES

- 1. Pulse Generator: $V_p = 0$ to V_{DD} , t_r and $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



PAGE 32

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (A)	UNIT
3 to 8	Quiescent Current 1	I _{DD1}	As per Table 2	As per Table 2	± 120	nA
9 to 10	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	±0.6	mA
11 to 12	Input Current Low Level	lιΓ	As per Table 2	As per Table 2	±20	nA
13 to 14	Input Current High Level	Ін	As per Table 2	As per Table 2	± 20	nA
31 to 46	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	±0.026	V
63 to 78	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	± 0.2	V
79	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	V
80	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	V



PAGE 33

ISSUE 1

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 2-3-4-5-6-7-8-9)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins 1-11-12-13-14-15-16-17- 18-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 2-3-4-5-6-7-8-9)	V _{OUT}	Open or V _{DD}	*
3	Inputs - (Pins 1-11-12-13-14-15-16-17- 18-19)	V _{IN}	V_{DD}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+ 0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

<u>NOTES</u>

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 34

ISSUE 1

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 11-12-13-14-15-16-17-18)	V _{OUT}	V_{DD}	V
3	Input - (Pin 19)	V _{IN}	V _{SS}	V
4	Inputs - (Pins 2-3-4-5-6-7-8-9)	V _{IN}	$V_{\sf GEN}$	Vac
5	Input - (Pin 1)	V _{IN}	V_{DD}	V
6	Pulse Voltage	$V_{\sf GEN}$	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	f	100k \pm 10% 50 \pm 15% Duty Cycle $t_r = t_f \le$ 400ns	Hz
8	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+ 0-0.5)	V
9	Negative Supply Voltage (Pin 10)	V _{SS}	0	V

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 35

ISSUE 1

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS






PAGE 36

ISSUE 1

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST





PAGE 37

ISSUE 1

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 38 ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

			T			·	***************************************	,
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (\Delta)	ABSOLUTE		UNIT
			TEOT WETHOD	CONDITIONS	(NOTE 1)	MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	•	_	~
2	Functional Test 2	~	As per Table 2	As per Table 2	-	-	-	~
3 to 8	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2	±0.12	-	0.4	μА
9 to 10	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	± 0.6	••	2.4	mA
11 to 12	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	-	- 50	nA
13 to 14	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	-	50	nA
31 to 46	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	± 0.026	•	0.26	٧
63 to 78	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	± 0.2	3.98	~	V
79	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	-0.25	-1.45	٧
80	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	0.45	1.85	٧
117 to 132	Output Leakage Current Third State (Low Level Applied)	lozL	As per Table 2	As per Table 2	±0.2	-	0.5	μA
133 to 148	Output Leakage Current Third State (High Level Applied)	Гоzн	As per Table 2	As per Table 2	±0.2	-	0.5	μА

NOTES

^{1.} The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.




Rev. 'A'

PAGE 39

ISSUE 1

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.



Rev. 'A'

PAGE 40

ISSUE 1

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	RISTICS SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		LINUT
	0.0000000000000000000000000000000000000					MIN	MAX	UNIT
3 to 8	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2	-	u.	40	μA
79	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.6	-0.2	- 1.5	V
80	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.6	0.7	2.2	٧



PAGE 41

ISSUE 1

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go- tests and presented in histogram form is required.



Rev. 'B'

PAGE 42

ISSUE 1

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS		
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		