

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL D-TYPE, EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS, BASED ON TYPE 54HCT374 ESCC Detail Specification No. 9203/066

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 41

INTEGRATED CIRCUITS, SILICON MONOLITHIC,
HCMOS OCTAL D-TYPE, EDGE-TRIGGERED
FLIP-FLOPS WITH 3-STATE OUTPUTS,
BASED ON TYPE 54HCT374
ESA/SCC Detail Specification No. 9203/066



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 1	January 1992	Jammers.	J. J. J. J. J. J.
Revision 'A'	February 1994	Tommer	The Jeller
Revision 'B'	March 2002	71.180 ₇₅	Hom



Rev. 'B'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

	DOCOMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
'A'	Feb. '94	P1. Cover page P2. DCN P6. Table 1(a) P18. Rara. 4.4.2 P27. Figure 4(a) P38. Figure 6 P39. Table 7	Lead Material and/or Finish amended Lead Finish, types amended Pattern No. 1 amended for Pin 11 Note 2 amended Drawing amended No. 61, Absolute Limits amended	None None 221050 221050 221008 221008 221008 221107
'B'	Mar. '02	P1. Cover page P2. DCN P4. T of C P5. Para. 1.3 P6. Table 1(a) P9. Figure 2(c) P13. Notes to Figures P13A. Figure 3(a) P14. Figure 3(a) P18. Para. 4.3.2 Para 4.4.2 Para. 4.5.2 P41. Appendix 'B'	Appendix 'B', Manufacturer change New sentence added New Variants 10 and 11 added In the drawing, Pin 20 location corrected Title amended to read 2(e) to 2(g) Note 9 text amended to include SO New Figure added Sub-title amended to include SO Text amended to include SO New sentence inserted after 'No. 23500' Text amended to include SO packages Manufacturer reference changed New deviations added	None None 221603 221561 221561 221561 221561 221561 221561 221561 221603 221603



PAGE 3

TABLE OF CONTENTS

1.	GENERAL		Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions		5 5 5 5 5 5 5 5 5
2.	Input and Output Protection Networks APPLICABLE DOCUMENTS		5 17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS		17
4.	REQUIREMENTS		17
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3.1 4.3.2 4.4 4.4.1 4.4.2 4.5 4.5.1 4.5.2 4.5.3 4.5.4 4.6.1 4.6.2 4.6.3 4.7.2 4.7.3 4.8	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. and Power Burn-in Electrical Circuits for H.T.R.B. and Power Burn-in Environmental and Endurance Tests		17 17 17 17 17 18 18 18 18 18 18 18 19 19 19 19 19
4,8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	,	36 36 36 36 36 36



Rev. 'B'

PAGE 4 ISSUE 1

	<u></u>	Page
4.9	Total Dose Irradiation Testing	36
4.9.1	Application	36
4.9.2	Bias Conditions	36
4.9.3	Electrical Measurements	36

TABLES

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	20
	Electrical Measurements at Room Temperature - a.c. Parameters	23
3	Electrical Measurements at High and Low Temperatures	25
4	Parameter Drift Values	31
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	32
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	32
5(c)	Conditions for Power Burn-in and Operating Life Test	33
6	Electrical Measurements on Completion of Environmental Tests and	37
	at Intermediate Points and on Completion of Endurance Testing	
7	Electrical Measurements During and on Completion of Irradiation Testing	39

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	14
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	15
3(e)	Input and Output Protection Networks	16
4	Circuits for Electrical Measurements	27
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	34
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	34
5(c)	Electrical Circuit for Power Burn-in and Operating Life Test	36
6	Bias Conditions for Irradiation Testing	38

APPENDICES (Applicable to specific Manufacturers only)

'A'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F).	
~	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F).	40
'B'	ACREED DEVIATIONS FOR OTHERDOOF FORDONIOS (m)	
ບ	AGREED DEVIATIONS FOR STMICROELECTRONICS (F).	41



Rev. 'B'

PAGE 5

ISSUE 1

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Octal D-Type Edge-Triggered Flip-Flop with 3-State Outputs, based on Type 54HCT374. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'B'

PAGE 6
ISSUE 1

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	0.5 to + 7.0	V	Note 1
2	Input Voltage	V _{IN}	0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	385	mW	Note 4
5	Supply Current	I _{DDop}	70	mA	***************************************
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	65 to + 150	°C	***************************************
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C °C	Note 5 Note 6

NOTES

- Device is functional for 4.5V ≤ V_{DD} ≤ 5.5V.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 35 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (70mA) \times 5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DEPATING INFORMATION

Not applicable.




PAGE

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 20-PIN




SYMBOL	MILLIMETRES		NOTEC
O TWIDOL	MIN	MAX	NOTES
Α	9.98	10.34	
В	9.98	10.34	
С	1.45	1.78	
D	0.10	0.18	8
E	11.30	11.56	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
Н	7.24	8.16	8
L	24.46	26.67	
M	⁻0.45	0.55	~ ~
N	7.87 TYPICAL		,
0	1.27 TYPICAL		
Р	0.10	0.25	



PAGE 8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL	MILLIMETRES		NATEO
2000000	MIN	MAX	NOTES
A	2.10	2.72	***************************************
a1	3.0	3.70	
a2	0.63	1.14	3
В	1.93	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	25.14	25.65	
E	7.36	7.87	
e	2.54 T	YPICAL	6, 9
e1	22.73	22.99	·
e2	7.62	8.12	
F	7.11	7.62	
l	*	-3.86~ ~~	~ ~
K	11.30	11.56	
l	1.27 TY	PICAL	8 '




Rev. 'B'

PAGE 9

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM MIN	MILLIMETRES MIN MAX				
A	1.14	1.95	***************************************			
A1 B	1.63 0.55	2.36 0.72	3			
Ĉ	1.06	1.47	3			
C ₁	1.91 8.67	2.41 9.09				
D1 d, d1	7.21 - 1.27	7.52 TYPICAL	4			
d2 E	7.62 -8.67	TYPICAL 9.09				
E1	7.21	7.52				
e, e1 e2	1.27 7.62	TYPICAL TYPICAL	4			
f, g h, h1	- 1.01	0.76 TYPICAL	6			
j, j1	0.51	TYPICAL	5			




PAGE 10

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 20-PIN



SYMBOL	MILLIM	ETRES	NIOTEO
STIVIDOL	MIN	NOTES	
A	1.14	2.34	***************************************
b	0.38	0.56	8
C	0.08	0.23	8
D	•	12.95	4
E	6.60	7.65	
E1	8.15 T	/PICAL	4
е	1.27 T	PICAL.	5, 9
L	- 6.35	9.40	8
L1	18.90	25.90_	
Q	¯0.25	1.02	2
S	- 0.13	1.14	7 ,




PAGE 11

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 20-PIN



SYMBOL		ETRES	NATEC
OTIMEDOL	MIN	MAX	NOTES
Α	~	5.08	***************************************
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	23.62	24.76	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	PICAL	6, 9
F	1.27 TY	PICAL	
Н	0.76	-	
L	3.30	5.08	8
Q	0.51	~	3
S	0 <u>.</u> 38	1.27 ~	- 7 -
α	0°	15°	10





PAGE 12

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL





SYMBOL	MILLIM	ETRES	NOTES
	MIN	MAX	NOTES
Α	8.69	9.09	
В	B 7.80		
C	0.25	0.51	11
D	0.89	1.14	12
Е	1.14	1.40	8
F	0.56	0.71	8
G	- 1.27 T	/PICAL	5, 9
H	1.63	2.54	,



Rev. 'B'

PAGE 13

ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat, SO and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




Rev. 'B'

PAGE 13A

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



<u> </u>	900000000000000000000000000000000000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	***************************************				
SYMBOL	MILLIM	MILLIMETRES					
OTNIBOL	MIN.	NOTES					
Α	6.99	7.24	***************************************				
В	12.83	13.08					
С	1.47	1.85	***************************************				
D	0.076	0.152	8				
E	11.3	11.56					
F	1.27 T	YPICAL -	5, 9				
G	0.38	0.48	8				
H	0.60	0.90	8				
K	9.00 T	YPICAL					
L.	10	10.65	***************************************				
M	0.33	0.43	***************************************				
N	4.31 T	YPICAL	***************************************				



Rev. 'B'

PAGE 14

ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGE

CHIP CARRIER PACKAGE




FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

	INPUTS	ОИТРИТ	
ōc	CK	D	Q
L	Ā	Н	Н
L.	Ā	L.	L.
L	Ļ	Χ	Q0
Н	X	Х	. · Z

NOTES

Logic Level Definitions: L=Low Level, H=High Level, Z = High Impedance, X=Irrelevant.
 Transition Low to High.




PAGE 15

ISSUE 1

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM






PAGE 16


ISSUE 1

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

INPUT PROTECTION

OUTPUT PROTECTION






VARIANTS 01 TO 05

INPUT PROTECTION

OUTPUT PROTECTION



VARIANTS 06 TO 09



PAGE 17

ISSUE 1

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage.

I_{IC} - Input Clamp Diode Current.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

None.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



Rev. 'B'

PAGE 18

ISSUE -

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



PAGE 19

ISSUE -

920306601R F

4.5.3 <u>The SCC Component Number</u>

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

<u> </u>	<u> </u>		24	
		П	П	•
Detail Specification Number			Н	
Type Variant (see Table 1(a))		1		
Testing Level (B or C, as applicable)				
Total Dose Irradiation Level (if applicable)				

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22\pm3$ °C. The parameter drift values (Δ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

F	***************************************		B	grammani	***************************************		Minner a to a t	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	R	LIV	ITS	UNIT
***************************************			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONT
1	Functional Test 1	~	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 500$ ns, $f = 10$ kHz (min.) Note 1	~	-	
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 500ns$, $f = 10kHz$ (min.) Note 1	-		
3 to 5	Quiescent Current 1	l _{DD1}	3005	4(a)	V_{IL} = 0V, V_{IH} = 5.5V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin 20)	-	0.4	μА
6 to 7	Quiescent Current 2	I _{DD2}	3005	4(a)	V_{IN} (1D) = 2.4V or 0.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V Note 2 (Pin 20)	-	2.4	mA
8 to 17	Input Current Low Level	liL	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	**	50	nА
18 to 27	Input Current High Level	I _{IH}	3010	4(c)	V _{IN} (Under Test) = 5.5V V _{IN} (Remaining Inputs) = 0V V _{DD} = 5.5V, V _{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17- 18)		50	nA



PAGE 21

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIM	LIMITS	
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
28 to 35	Output Voltage Low Level 1	V _{QL1}	3007	4(d)	$V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	**************************************	0.1	V
36 to 43	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OL} = 6.0$ mA $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	~	0.26	V
44 to 51	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.4	~	V
52 to 59	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OH} = -6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	3.98	-	V
60	Threshold Voltage N-Channel	V _{THN}	~	4(f)	OC Input at Ground All Other Inputs: V _{IN} = 5.0V V _{DD} = 5.0V, I _{SS} = -10µA (Pin 10)	0.25	- 1.45	V
61	Threshold Voltage P-Channel	V _{THP}	~	4(g)	OC Input at Ground All Other Inputs: V _{IN} = ~5.0V V _{SS} = ~5.0V, I _{DD} =10µA (Pin 20)	0.45	1.85	V
62 to 71	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	$I_{\rm IN}$ (Under Test) = -0.1 mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18)	0.4	0.9	V
72 to 81	Input Clamp Voltage (to V _{DD)}	V _{IC2}	~	4(h)	I _{IN} (Under Test) = 0.1mA V _{DD} = 0V, V _{SS} = Open All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18)	0.4	0.9	V



PAGE 22 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONIT
82 to 89	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)	$V_{IN}(\overline{OC}) = 5.5V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	μА
90 to 97	Output Leakage Current Third State (High Level Applied)	ЮZН	3006	4(i)	$V_{IN}(\overline{OC}) = 5.5V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	~	0.5	μА

NOTES

- 1. Maximum time to output comparator strobe 30µs.
- 2. Test each appropriate pattern of Figure 4(a)
- 3. Guaranteed but not tested.
- 4. Measurements shall be performed on 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 5. Measurements shall be performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 6. A pulse, having the following conditions shall be applied to the clock input: $V_p = 0V$ to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 23

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

F	**************************************	······································		27777777777777777777777777777777777777	generation		000000000000000000000000000000000000000	geninininosososos
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	8	LIV	IITS	UNIT
		-	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	
98 to 107	Input Capacitance	C _{IN}	3012	4(j)	V_{IN} (Not Under Test) = 0V V_{DD} = V_{SS} = 0V Note 3 (Pins 1-3-4-7-8-11-13-14-17-18)	-	10	pF
108	Propagation Delay Low to High (CK to Q)	tplH2	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 11 to 2	-	40	ns
109	Propagation Delay High to Low (CK to Q)	^t ₽HL2	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 11 to 2		40	ns
110	Transition Time Low to High	[†] TLH	3004	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 (Pin 2)	-	12	ns
111	Transition Time High to Low	t _{THL}	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 (Pin 2)	~	12	ns
112	Output Enable Time High Impedance to Low Output (OC to Q)	t _{PZL}	3003 	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) — V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 2		42	ns



PAGE 24 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	8	LIM	IITS	UNIT
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
113	Output Enable Time High Impedance to High Output (OC to Q)	^t PZH	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 2	*	42	ns
114	Output Disable Time Low Output to High Impedance (OC to Q)	tPLZ	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 2	-	32	ns
115	Output Disable Time High Output to High Impedance (OC to Q)	^t PHZ	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 2	**	32	ns
116	Maximum Clock Frequency	f _(CL)			Clock = Pulse Generator V _{DD} = 4.5V, V _{SS} = 0V Notes 5 and 6 (Pin 11)	25	-	MHz



PAGE 25

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

8	***************************************	***************************************	***************************************	***************************************	**************************************		000000000000000000000000000000000000000	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	g	LIN	1ITS	UNIT
355550000000000000000000000000000000000			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	
1	Functional Test 1	~	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 500$ ns, $f = 10$ kHz (min.) Note 1	-	*	~
2	Functional Test 2	-	•	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 500$ ns, $f = 10$ kHz (min.) Note 1			-
3 to 5	Quiescent Current 1	l _{DD1}	3005	4(a)	V_{IL} = 0V, V_{IH} = 5.5V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin 20)	-	8.0	µА
6 to 7	Quiescent Current 2	I _{DD2}	3005	4(a)	V _{IN} (1D) = 2.4V or 0.5V V _{IN} (Remaining Inputs) = 0V V _{DD} = 5.5V, V _{SS} = 0V Note 2 (pin 20)	-	3.0	mA
8 to 17	Input Current Low Level	11	3009	4(b)	V _{IN} (Under Test) = 0V V _{IN} (Remaining Inputs) = 5.5V V _{DD} = 5.5V, V _{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17- 18)	-	1.0	μA
18 to 27	Input Current High Level	lн	3010	4(c)	V _{IN} (Under Test) = 5.5V V _{IN} (Remaining Inputs) = 0V V _{DD} = 5.5V, V _{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17-18)		1.0	µА



PAGE 26 ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

***************************************	***************************************	*************************************		g****************************	***************************************	**************	000000000000000000000000000000000000000	generations
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIV	IITS	UNIT
	74494865588440000000000000000000000000000000		MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	J. W.
28 to 35	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	V _{IL} = 0.8V, V _{IH} = 2.0V I _{OL} = 20μA V _{DD} = 4.5V, V _{SS} = 0V (Pins 2-5-6-9-12-15-16-19)	-	0.1	V
36 to 43	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OL} = 6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	•	0.4	V
44 to 51	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	4.4	-	V
52 to 59	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.8V, V_{IH} = 2.0V$ $I_{OH} = -6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	3.7	~	V
62 to 71	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1 mA V_{DD} = Open, V_{SS} = 0 V All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18)	0.1	1.2	V
72 to 81	Input Clamp Voltage (to V _{DD})	V _{IC2}	~	4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins 1-3-4-7-8-11-13-14-17- 18)	0.1	1.2	V
82 to 89	Output Leakage Current Third State (Low Level Applied)	I _{OZL}	3006	4(i)	$V_{IN}(\overline{OC}) = 5.5V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	10	μA
90 to 97	Output Leakage Current Third State (High Level Applied)	Гохн	3006	4(i)	$V_{IN}(\overline{OC}) = 5.5V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)		10	Ац



Rev. 'A'

PAGE 27

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN		INPUTS									OUTPUTS					DC SUPPLY				
NO.	1	3	4	7	8	11	13	14	17	18	2	5	6	9	12	15	16	19	10	20
1	0	1	1	1	1	-5	1	1	1	1		OPEN					V _{SS}	V_{DD}		
2	0	0	0	0	0	1	0	0	0	0				OP	EN					
3	1	0	0	0	0	0	0	0	0	0				OP	EN					
4	0	Н	0	0	0	0	0	0	0	0				OP	EN					
5	0	L	0	0	0	0	0	0	0	0				OP	EN				↓	•

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: For Patterns 1 to 3, 1 = $V_{IH} = V_{DD}$, 0 = $V_{IL} = V_{SS}$, \mathcal{L} = Transition, Low to High. For Patterns 4 to 5, 0 = $V_{IL} = V_{SS}$, H = 2.4V, L = 0.5V.


FIGURE 4(b) - INPUT CURRENT LOW LEVEL

REMAINING OUTPUTS OPEN V_{DD} OUTPUTS OPEN V_{SS}

NOTES:

1. Each input to be tested separately.

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES: -

1. Each input to be tested separately.




PAGE 28


ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





NOTES


- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.


NOTES

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 29

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CLAMP VOLTAGE

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE




NOTES

1. Each input to be tested separately.

NOTES

1. Each output to be tested separately.

FIGURE 4(j) - INPUT CAPACITANCE



NOTES

- Each input to be tested separately.
- 2. f = 100kHz to 1MHz.



PAGE 30


ISSUE 1

 $-V_{OL}$

tpHZ

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME



NOTES

tpzL

1. Pulse Generator: $V_p = 0$ to V_{DD} , t_r and $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.

tpzH

2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.

tPLZ



PAGE 31

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 5	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2	± 120	nA
6 to 7	Quiescent Current 2	l _{DD2}	As per Table 2	As per Table 2	± 0.6	mA
8 to 17	Input Current Low Level	liΓ	As per Table 2	As per Table 2	±20	nA
18 to 27	Input Current High Level	lн	As per Table 2	As per Table 2	±20	nA
36 to 43	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	± 0.026	V
52 to 59	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	± 0.2	V
60	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	±0.3	V
61	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V



PAGE 32

ISSUE 1

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+ 125(+ 0 – 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins 1-3-4-7-8-11-13-14-17-18)	V _{IN}	Vss	V
4	Positive Supply Voltage (Pin 20)	V_{DD}	5.5(+0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V_{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	Vout	Open or V _{DD}	*
3	Inputs - (Pins 1-3-4-7-8-11-13-14-17-18)	V _{IN}	V_{DD}	V
4	Positive Supply Voltage (Pin 20)	V_{DD}	5.5(+ 0 0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	ţ	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 33

ISSUE 1

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V _{OUT}	V_{DD}	V
3	Input - (Pin 1)	V _{IN}	v_{ss}	V
4	Input - (Pin 11)	V _{IN}	V_{GEN1}	Vac
5	Inputs - (Pins 3-4-7-8-13-14-17-18)	V _{IN}	$V_{\rm GEN2}$	Vac
6	Pulse Voltage	V_{GEN}	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	fgEN1 fgEN2	100k \pm 10% 50k \pm 10% 50 \pm 15% Duty Cycle $t_r = t_f <$ 400ns	Hz
8	Positive Supply Voltage (Pin 20)	V_{DD}	5.5(+ 0 ~ 0.5)	V
9	Negative Supply Voltage (Pin 10)	V _{SS}	0	V

<u>NOTES</u>

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 34

ISSUE 1

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS






PAGE 35

ISSUE 1

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST





PAGE 36

ISSUE 1

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION No. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 37

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		<u> </u>		***************************************		***************************************	99455555555555555555555555555555555555	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
			TEST METROD	CONDITIONS	NOTE 1	MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	~	-	_	~
2	Functional Test 2	-	As per Table 2	As per Table 2	~	-	-	~
3 to 5	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2	±0.12	_	0.4	μΑ
6 to 7	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	± 0.6		2.4	mA
8 to 17	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	±20	-	-50	nA
18 to 27	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	~	50	nA
36 to 43	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	±0.026	-	0.26	V
52 to 59	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	±0.2	3.98		V
60	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	±0.3	- 0.25	- 1.45	V
61	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	0.45	1.85	V
82 to 89	Output Leakage Current Third State (Low Level Applied)	lozl	As per Table 2	As per Table 2	± 0.2	~-	- 0.5	μA
90 to 97	Output Leakage Current Third State (High Level Applied)	lozн	As per Table 2	As per Table 2	± 0.2	~~	0.5	μA

NOTES

The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.




Rev. 'A'

PAGE 38

ISSUE 1

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



<u>NOTES</u>

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.



Rev. 'A'

PAGE 39

ISSUE 1

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	OI (III
3 to 5	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2		~	40	μΑ
60	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.6	- 0.2	- 1.5	V
61	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.6	0.7	2.2	V



PAGE 40

ISSUE 1

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



Rev. 'B'

PAGE 41

ISSUE 1

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				