

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL D-TYPE, TRANSPARENT LATCHES WITH 3-STATE OUTPUTS, BASED ON TYPE 54HCT373 ESCC Detail Specification No. 9203/064

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 41

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL D-TYPE, TRANSPARENT LATCHES WITH 3-STATE OUTPUTS, BASED ON TYPE 54HCT373 ESA/SCC Detail Specification No. 9203/064



space components coordination group

			Approved by	
	Issue Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
-	Issue 1	January 1992	Tomomen's	The Later
	Revision 'A'	February 1994	Tommer	1/1/2/2
	Revision 'B'	March 2002	7.780	Am



Rev. 'B'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

DOCUMENTATION CHANGE NOTICE					
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.	
'A'	Feb. '94	P1. Cover page P2. DCN P6. Table 1(a) P18. Para. 4.4.2 P38. Figure 6 P39. Table 7	Lead Material and/or Finish amended Lead Finish, Types amended Bias Conditions amended No. 61, Absolute Limits amended	None None 221050 221050 221008 221107	
'B'	Mar. '02	P1. Cover page P2. DCN P4. T of C P5. Para. 1.3 P6. Table 1(a) P9. Figure 2(c) P13. Notes to Figures P13A. Figure 3(a) P14. Figure 3(a) P18. Para. 4.3.2 Para 4.4.2 Para. 4.5.2 P41. Appendix 'B'	Appendix 'B', Manufacturer change New sentence added New Variants 10 and 11 added In the drawing, Pin 20 location corrected Title amended to read 2(e) to 2(g) Note 9 text amended to include SO New Figure added Sub-title amended to include SO Text amended to include SO New sentence inserted after 'No. 23500' Text amended to include SO packages Manufacturer reference changed New deviations added	None None 221603 221561 221561 221561 221561 221561 221561 221561 221603 221603	



PAGE 3

ISSUE 1

TABLE OF CONTENTS

1.	GENERAL		Page 5
1 1	Scope		
12	Component Type Variants		5
1.3	Maximum Ratings		5
1.4	Parameter Derating Information		5
15	Physical Dimensions		5
16	Pin Assignment		5
1.7	Truth Table		5
1.8	Circuit Schematic		5
19	Functional Diagram		5
1.10	Handling Precautions		5
1 11	Input and Output Protection Networks		5 5
2.	APPLICABLE DOCUMENTS		17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS		17
4.	REQUIREMENTS		17
4 1	General		17
4.2	Deviations from Generic Specification		17
4 2.1	Deviations from Special In process Controls		17
422	Deviations from Final Production Tests		17
4 2.3	Deviations from Burn-in Tests		17
4.2.4	Deviations from Qualification Tests		17
4.2.5	Deviations from Lot Acceptance Tests		18
4.3	Mechanical Requirements		18
4 3.1	Dimension Check		18
4.3.2	Weight		18
4.4	Materials and Finishes		18
4.4.1	Case		18
4 4.2	Lead Material and Finish		18
4.5	Marking		18
451	General		18
4.5 2	Lead Identification		18
4 5.3	The SCC Component Number		19
454	Traceability Information		19
46	Electrical Measurements		19
46.1 462	Electrical Measurements at Room Temperature		19
4.63	Electrical Measurements at High and Low Temperatures		19
4.0 3 4.7	Circuits for Electrical Measurements Burn-in Tests		19
4 7.1	Parameter Drift Values		19
472			19
4 7.3	Conditions for H.T.R.B. and Power Burn in		19
4 7.3 4 8	Electrical Circuits for H.T.R.B. and Power Burn-in		19
4.8 1	Environmental and Endurance Tests		36
4 8.2	Electrical Measurements on Completion of Environmental Tests—	~ ~	~-36
4.8.3	Electrical Measurements at Intermediate Points during Endurance Tests		_ 36
4.8.4	Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests	,	36
4 8.5	Electrical Circuits for Operating Life Tests		136
486	Conditions for High Temperature Storage Test		36
	considerto for ringh reinperature otorage rest		36



Rev. 'B'

PAGE 4

ISSUE 1

4.9 4.9.1 4.9.2 4.9.3	4.9.1 Application 4.9.2 Bias Conditions					
TABLE	<u>s</u>					
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 6	Type Variants Maximum Ratings Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters Electrical Measurements at High and Low Temperatures Parameter Drift Values Conditions for Burn-in High Temperature Reverse Bias, N-Channels Conditions for Burn-in High Temperature Reverse Bias, P-Channels Conditions for Power Burn-in and Operating Life Test Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	6 20 23 25 31 32 32 33 33				
7	Electrical Measurements During and on Completion of Irradiation Testing	39				
FIGUR						
1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protection Networks Circuits for Electrical Measurements Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels Electrical Circuit for Power Burn-in and Operating Life Test Bias Conditions for Irradiation Testing	7 14 14 15 15 16 27 34 34 35				
APPEN	DICES (Applicable to specific Manufacturers only)					
'A' 'B'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F). AGREED DEVIATIONS FOR STMICROELECTRONICS (F).	40 41				



Rev. 'B'

PAGE

ISSUE

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Octal D-Type Transparent Latch with 3-State Outputs, based on Type 54HCT373. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'B'

PAGE 6

ISSUE 1

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	0.5 to + 7.0	V	Note 1
2	Input Voltage	V _{IN}	0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	385	mW	Note 4
5	Supply Current	qoaal	70	mA	
6	Operating Temperature Range	Тор	55 to + 125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	65 to + 150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C °C	Note 5 Note 6

NOTES

- Device is functional for 4.5V ≤ V_{DD} ≤ 5.5V.
- 2. Input current limited to $l_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 35 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (70mA) \times 5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION




PAGE

ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 20-PIN



p

0 10

0.25





PAGE 8

ISSUE :

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL IN-LINE PACKAGE, 20-PIN





SYMBOL	MILLIM	ETRES	NOTEG
JIMBOL	MIN	MAX	NOTES
A	2 10	2.72	***************************************
a1	3.0	3.70	
a2	0 63	1.14	3
В	1 93	2.39	
b	0 40	0 50	8
b1	0 20	0 30	8
D	25 14	25 65	
E	7 36	7 87	,
е	2 54 T	YPICAL	6, 9
e1	22 73	22 99	
e2	7.62	8 12	
F	7 11	7 62	
1	~	3 <u>.</u> 86 ~ ·	.~
K	11.30	11 56	
ℓ	1 27 TYPICAL		8 '

NOTES: See Page 13.




Rev. 'B'

PAGE 9

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



200000000000000000000000000000000000000	DIMENSIONS	MILLIMETRES		NOTES
000		MIN	MAX	NOTEO
9	Α	1.14	1.95	***************************************
ă	A1	1.63	2.36	
	В	0.55	0.72	3
ĕ	C	1.06	1.47	3
9	C ₁	1.91	2.41	
	D	8.67	9.09	
8	D1	7.21	7.52	
	d, d1	1.27	TYPICAL	4
	d2	7.62	TYPICAL	
2000	E	-8.67	9.09	^ ^
	E1	7.21	7.52	
	e, e1	1.27	TYPICAL	4 '
8	e2	7.62	TYPICAL	
	f, g	₩ 8	0.76	
Ĭ	h, hī	1.01 °	TYPICAL	6
	j, j1	0.51	TYPICAL	5

NOTES: See Page 13.




PAGE 10

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 20-PIN



SYMBOL	MILLIM	NOTEO	
STIVIDOL	MIN	MAX	NOTES
A	1,14	2.34	OCCUPATION OF THE PROPERTY OF
b	0.38	0 56	8
С	0.08	0.23	8
D		12 95	4
E	6.60	7.65	
E1	8.15 T\	PICAL	4
e	1 27 T	YPICAL	5, 9
L.	6 35	9 40	8
L.1	18 90	25.90	
Q	0-25	1 02	2
S	0 13	1 14	7,




PAGE 11

ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 20-PIN



SVMBOI	SYMBOL MILLIMETRES		
JIMBOL	MIN	MAX	NOTES
А	-	5 08	***************************************
b	0.38	0 66	8
b1	-	1 78	8
C	0 20	0.44	8
D	23 62	24.76	4
E	6 22	7 62	4
E1	7.37	8 13	
e	2.54 1	PICAL	6, 9
F	1.27 TY	/PICAL	
Н	0.76	-	
L.	3 30	5 08	8
Q	0,51	"	3
S	0 38	1 27	7
(1	0°.	15°	10

NOTES: See Page 13.





PAGE 12

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL





SYMBOL.	MILLIM	NOTES	
07,111,001	MIN	MAX	NOTES
A	8.69	9 09	
В	7 80	9 09	
С	0 25	0.51	11
D	0.89	1 14	12
E	1,14	1.40	8
F	0.56	071 ~	- 8 -
G	1 27 TYPICAL		5, 9
H	1 63	2 54	



Rev. 'B'

PAGE 13

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat, SO and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




Rev. 'B'

PAGE 13A

ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



***************************************	***************************************	***************************************	}~~~~
SYMBOL	MILLIM	ETRES	NOTES
011111111111111111111111111111111111111	MIN.	MAX.	NOIES
A	6.99	7.24	***************************************
В	12.83	13.08	
С	1.47	1.85	***************************************
D	0.076	0.152	8
E	11.3	11.56	***************************************
F	1.27 T	YPICAL -	- 5, 9
G	0.38	0.48	8
H	0.60	0.90	8
K	9.00 T	YPICAL	
L	10	10.65	
М	0.33	0.43	***************************************
N	4.31 T	YPICAL	



Rev. 'B'

PAGE 14

ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGE

CHIP CARRIER PACKAGE




FIGURE 3(b) - TRUTH TABLE (EACH LATCH)

	INPUTS	550000000000000000	ОИТРИТ
ŌC	ENABLE C	D	Q
L,	Н	Н	Н
L	Н	L	L
L.	Ĺ	Χ	Q0
Н	_X	Χ	_ Z

NOTES

1. Logic Level Definitions: L=Low Level, H=High Level, Z = High Impedance, X=Irrelevant.




PAGE 15

ISSUE 1

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not Applicable

FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 16


ISSUE 1

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

INPUT PROTECTION

Input O To Gate


OUTPUT PROTECTION



VARIANTS 01 TO 05

INPUT PROTECTION

OUTPUT PROTECTION



VARIANTS 06 TO 09



PAGE 17

ISSUE: 1

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with itz-

- (a) ESA/SCC Generic Specification No 9000 for Integrated Circuits
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA.SCC Basic Specification No 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

I_{IC} - Input Clamp Diode Current.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para 4.2

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification

4 2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4 2 1 Deviations from Special In-process Controls

- (a) Para 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification
- (b) Para. 5.2.2, Total Dose Irradiation Testing Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order

4 2.2 <u>Deviations from Final Production Tests</u> (Chart II)

None

4 2 3 Deviations from Burn-in Tests (Chart III)

None

4 2 4 Deviations from Qualification Tests (Chart IV)

None



Rev. 'B'

PAGE 18

ISSUE

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



PAGE 19

ISSUE -

453 <u>The SCC Component Number</u>

Each component shall bear the SCC Component Number which shall be constituted and marked as follows.

	920306401B F	-
Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)		
Total Dose Irradiation Level (if applicable)		

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4 5 4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700

4 6 <u>ELECTRICAL MEASUREMENTS</u>

4 6 1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2 Unless otherwise specified, the measurements shall be performed at $T_{amb} = \pm 22 \pm 3$ °C

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4 6 3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4

4.7 BURN-IN TESTS

4 7 1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = \pm 22 \pm 3$ °C. The parameter drift values (Δ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for HTRB and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No 9000. The conditions for HTRB, and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the HTRB and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 20

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	NTS	118117
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
1	Functional Test 1	fonal Test 1 - 3(b) Verify Truth Table without Load. $V_{IL} = 0.8V, \ V_{IH} = 2 \ 0V$ $V_{DD} = 4 \ 5V, \ V_{SS} = 0V$ $t_i = t_f < 500 \text{ns}, \\ f = 10 \text{kHz (min)}$ Note 1					~	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_f < 500$ ns, $f = 10$ kHz (min)	-	-	-
3 to 5	Quiescent Current 1	DD1	3005	4(a)	V_{IL} = 0V, V_{IH} = 5 5V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin 20)	-	0.4	μА
6 to 7	Quiescent Current 2	loo2	3005	4(a)	$V_{IN(1D)}$ = 2 4V or 0.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin 20)	-	2.4	mA
8 to 17	Input Current Low Level	I _{IL}	3009	4(b)	V _{IN} (Under Test) = 0V V _{IN} (Remaining Inputs) = 5.5V V _{DD} = 5 5V, V _{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	-	-50	nA
5	Input Current High Level	l _{iii} į	3010	4(c)	V _{IN} (Under Test) = 5 5V V _{IN} (Remaining Inputs) = 0V V _{DD} = 5 5V, V _{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17- 18)		50	nA

NOTES: See Page 22.



PAGE 21

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
. •	:	OTWIDOL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	MAX	CIVIT
28 to 35	Output Voltage Low Level 1	V _{OL 1}	3007	4(d)	$V_{II} = 0.8V, V_{IH} = 2.0V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0 1	V
36 to 43	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{\rm IL} = 0.8V, V_{\rm HI} = 2.0V$ $I_{\rm OL} = 6.0$ mA $V_{\rm DD} = 4.5V, V_{\rm SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.26	V
44 to 51	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{\rm IL} = 0.8 \text{V}, V_{\rm HI} = 2.0 \text{V}$ $I_{\rm OH} = -20 \mu \text{A}$ $V_{\rm DD} = 4.5 \text{V}, V_{\rm SS} = 0 \text{V}$ (Pins 2-5-6-9-12-15-16-19)	4 4	-	V
52 to 59	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{II} = 0.8V, V_{IH} = 2.0V$ $I_{OH} = -6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	3.98	-	V
60	Threshold Voltage N-Channel	V _{1HN}	-	4(f)	OC Input at Ground All Other Inputs、V _{IN} = 5.0V V _{DD} = 5.0V I _{SS} = -10μA (Pin 10)	- 0 25	- 1.45	V
61	Threshold Voltage P-Channel	V _{THP}		4(g)	OC Input at Ground All Other Inputs V _{IN} = -5 0V V _{SS} = -5 0V, I _{DD} = 10μA (Pin 20)	0 45	1 85	V
62 to 71	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	l _{IN} (Under Test) = -0 1mA V _{DD} = Open, V _{SS} = 0V All Other Pins Open (Pins 1-3 4 7-8-11-13-14-17- 18)	-04	0.9	V
72 to 81	Input Clamp Voltage (to V _{DD)}	to V_{DD} = 0V, V_{SS} = Open All Other Pins Open			V _{DD} = 0V, V _{SS} = Open All Other Pins Open (Pins 1-3-4-7-8-11 13-14 1 <i>7</i> -	0.4	0.9	V

NOTES: See Page 22



PAGE 22

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO .	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
	000AUA-ANNAAAAAAA	***************************************	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	OINI
82 to 89	Output Leakage Current Third State (Low Level Applied)	lozi.	3006	4(i)	$V_{IN}(\overline{OC}) = 55V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 55V$, $V_{SS} = 0V$ (Pins 2·5-6-9-12-15-16-19)		-05	μΑ
90 to 97	Output Leakage Current Third State (High Level Applied)	lozн :	3006	4(i)	$V_{IN}(\overline{OC}) = 55V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 55V$ $V_{DD} = 55V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	0.5	μΑ

NOTES

- 1. Maximum time to output comparator strobe 30µs.
- 2 Test each appropriate pattern of Figure 4(a)
- 3 Guaranteed but not tested.
- 4 Measurements shall be performed on 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests



PAGE 23

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	IEST	TEST CONDITIONS	LIM	ITŚ	UNIT
140	CHARACTERIOTICS	STNIDGE	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	MAX	OIVII
98 to 107	Input Capacitance	C _{IN}	3012	4(J)	V _{IN} (Not Under Test) = 0V V _{DD} = V _{SS} = 0V Note 3 (Pms 1-3-4-7-8-11-13-14-17- 18)	-	10	pF
108	Propagation Delay Low to High (D to Q)	[†] PLH1	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4 5V, V _{SS} = 0V Note 4 <u>Pins</u> 3 to 2	-	35	ns
109	Propagation Delay High to Low (D to Q)	t₽HL1	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4 5V, V _{SS} = 0V Note 4 <u>Pins</u> 3 to 2		35	n s
110	Propagation Delay Low to High (C to Q)	₹PLH2	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4 5V, V _{SS} = 0V Note 4 <u>Pins</u> 11 to 2	-	35	ns
111	Propagation Delay High to Low (C to Q)	₹PHL2	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4 5V, V _{SS} = 0V Note 4 <u>Pins</u> 11 to 2	-	35	IIS.

NOTES: See Page 22.



PAGE 24

ISSUE : 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	O LADACTEDICTION	CVMADOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	L LK CIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	МАХ	UNIT
112	Transition Time Low to High						12	ns
113	Transition Time High to Low	t _{THL}	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4 5V, V _{SS} = 0V Note 4 (Pin 2)	-	12	ns
114	Output Enable Time High Impedance to Low Output (OC to Q)	t _{PZL}	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 2	1	35	ns
115	Output Enable Time High Impedance to High Output (OC to Q)	[‡] РZН	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 2		35	ns
116	Output Disable Time Low Output to High Impedance (OC to Q)	tpLZ	3003	4(K)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4 5V, V _{SS} = 0V Note 4 <u>Pins</u> 1 to 2	-	35	ns
117	Output Disable Time High Output to High Impedance (OC to Q)	t _{PHZ}	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4 5V, V _{SS} = 0V Note 4 <u>Pinš</u> 1 to 2	,	35	ns



PAGE 25

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITŠ	UNIT
NO	CHAINOTENIOTICS	O TWOOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	Orum
1	Functional Test 1	unctional Test 1 3(b) Verify Truth Table without Load $V_{IL} = 0.8V, \ V_{IH} = 2.0V \\ V_{DD} = 4.5V, \ V_{SS} = 0V \\ t_r = t_l < 500 ns, \\ f = 10 kHz \ (min \)$ Note 1					-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load $V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ $t_r = t_1 < 500$ ns, $f = 10$ kHz (min.)	-	-	-
3 to 5	Quiescent Current 1	l _{DD1}	3005	4(a)	V_{IL} = 0V, V_{IH} = 5.5V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin 20)	-	80	μА
6 to 7	Quiescent Current 2	l _{DD2}	3005	4(a)	$V_{IN(1D)}$ = 2.4V or 0.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V All Outputs Open Note 2 (Pin 20)	-	3.0	пA
8 to 17	Input Current Low Level	I _{IL}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5 5V V_{DD} = 5 5V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	-	- 1.0	μΑ
18 to 27	Input Current High Level	I _{IH}	3010	4(c)	V_{IN} (Under Test) = 5 5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5 5V, V_{SS} = 0V (Pins 1-3-4-7-8-11-13-14-17-18)	~	10	μΑ

NOTES: See Page 22



PAGE 26

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	0,,,,
28 to 35	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.8V \ V_{IH} = 2.0V \ I_{OL} = 20 \mu A \ V_{DD} = 4.5V \ V_{SS} = 0V \ (Pins 2-5-6-9-12-15-16-19)$	-	0 1	V
36 to 43	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{\text{IL}} = 0.8V$, $V_{\text{IH}} = 2.0V$ $I_{\text{OL}} = 6.0$ mA $V_{\text{DD}} = 4.5V$ $V_{\text{SS}} = 0V$ (Pins 2.5-6-9-12-15-16-19)		04	V
44 to 51	Output Voltage High Level 1	V _{ОН1}	3006	4(e)	$V_{\rm IL} = 0.8$ V, $V_{\rm JH} = 2.0$ V $I_{\rm OH} = -20$ µA $V_{\rm DD} = 4.5$ V, $V_{\rm SS} = 0$ V (Pins 2-5-6-9-12-15-16-19)	4.4	- :	V
52 to 59	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.8V$, $V_{IH} = 2.0V$ $I_{OH} = -6.0$ mA $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	3.7	-	V
62 to 71	Input Clamp Voltage (to V _{SS})	Vici	-	4(l1)	l _{IN} (Under Test) = -0.1mA V _{DD} = Open, V _{SS} = 0V All Other Pins Open (Pins 1-3-4-7 8-11-13-14-17- 18)	0 1	-12	V
72 to 81	Input Clamp Voltage (to V _{DD)}	V _{IC2}	-	4(h)	I _{IN} (Under Test) = 0 1mA V _{DD} = 0V, V _{SS} = Open All Other Pins Open (Pins 1-3-4-7 8-11 13-14-17- 18)	0 1	12	V
82 to 89	Output Leakage Current Third State (Low Level Applied)	lozi	3006	4(i)	$V_{IN}(\overline{OC}) = 5.5V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12 15-16-19)	~	- 10	Aц
90 to 97	Output Leakage Current Third State (High Level Applied)	Гоzн	3006	4(i)	$V_{IN}(\overline{OC}) = 5.5V$ V_{IN} (Remaining Inputs) = 0V $V_{OUT} = 5.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ (Pins 2-5-6-9-12-15-16-19)	-	10	μA

NOTES: See Page 22.



PAGE 27

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN					INP	UTS							(DUT	PUT	S			DC SU	JPPLY
NO.	1	3	4	7	8	11	13	14	17	18	2	5	6	9	12	15	16	19	10	20
1	0	1	1	1	1	1	1	1	1	1		SOCIO DE COMPANSO DE LA COMPANSO DE	XAMAAAAAA	OP		************	***************************************	*********	Vss	V_{DD}
2	0	0	0	0	0	1	0	O	0	0				OP	EN					
3	1	1	1	1	1	1	1	1	1	1				OP	EN					
4	0	Н	0	0	0	0	0	0	0	0				OP	EN					
5	0	l	0	0	0	0	0	0	0	0					EN					**


NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the qualifying Space Agency and shall be included as an Appendix
- 2 Logic Level Definitions For Patterns 1 to 3, 1 = V_{IH} = V_{DD} , 0 = V_{IL} = V_{SS} For Patterns 4 to 5, 0 = V_{IL} = V_{SS} , H = 2.4V, L = 0.5V

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL





NOTES

1- Each input to be tested separately

NOTES

1 Each input-to be tested separately.




PAGE 28


ISSUE

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





NOTES


- V_{IN} = V_{IL} (max) and or V_{IH} (min) as per Truth Table to give V_{OI}
- 2 Each output to be tested separately.


NOTES

- 1 $V_{IN} = V_{IL}$ (max) and or V_{IH} (min) as per Truth Table to give V_{OH}
- 2 Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 29

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CLAMP VOLTAGE

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE




NOTES

1 Each input to be tested separately

NOTES

1 Each output to be tested separately

FIGURE 4(j) - INPUT CAPACITANCE



NOTES

- 1 Each input to be tested separately
- 2 f = 100kHz to 1MHz




PAGE 30

ISSUE 1


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) PROPAGATION DELAY AND TRANSITION TIME




PARAMETER	RL	CL	S ₁	S ₂
t _{PZH}	1kΩ	50pF	OPEN	CLOSED
tpzL		,	CLOSED	OPEN
t _{PHZ}	1kΩ	50pF	OPEN	CLOSED
t _{PLZ}		•	CLOSED	OPEN
t _{PHE} , t _{PLH} , t _{THL} , t _{TLH}	-	50pF	OPEN	OPEN


VOLTAGE WAVEFORMS







tenz, tezh



NOTES

- 1 Pulse Generator. $V_p = 0$ to V_{DD} , t_r and $t_f \le 6$ ns, f = 1 0MHz minimum, 50% Duty Cycle, $Z_{OU1} = 50\Omega$
- $2 C_l = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture



PAGE 31

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

POWER PROPERTY.	ADEC. COLOGO DO TROCOS DE ENTRE ENTRE ENTRE ENTRE ENTRE ENTRE DE LA COLOGO DE COLOGO D	gwww.matennannennennonnonnon	₩.XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	C6-003/0000000000000000000000000000000000		
NO.	CHARACTERÍSTICS	SYMBOL	SPEC AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 5	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2	± 120	nΑ
6 to 7	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	±06	mA
8 to 17	Input Current Low Level	lit	As per Table 2	As per Table 2	± 20	nA
18 to 27	Input Current High Level	111-1	As per Table 2	As per Table 2	<u>±</u> 20	nA
36 to 43	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	± 0 026	V
52 to 59	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	<u>±</u> 0.2	V
60	Threshold Voltage N-Channel	VIHN	As per Table 2	As per Table 2	±03	V
61	Threshold Voltage P-Channel	V_{THP}	As per fable 2	As per Table 2	±03	V



PAGE 32

ISSUE 1

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	Vout	Opën or V _{SS}	^
3	Inputs - (Pins 1-3-4-7-8-11-13-14-17-18)	V _{IN}	v_{ss}	V
4	Positive Supply Voltage (Pin 20)	V_{DD}	5 5(+ 0 – 0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72.	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min to $47k\Omega$ max
- 2 Output Load = $1k\Omega$ min to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 ~ 5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V _{OUT}	Open or V _{DD}	-
3	Inputs - (Pins 1-3-4-7-8-11-13-14-17-18)	ViN	Λ ^{DD}	V
4	Positive Supply Voltage (Pin 20)	V_{DD}	5 5(+ 0 - 0 5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	()	V
6	Duration	ţ	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min to $47k\Omega$ max
- 2 Output Load = $1k\Omega$ min. to $10k\Omega$ max



PAGE 33

ISSUE 1

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	Tamb	+ 125(+0-5)	°C
2	Outputs - (Pins 2-5-6-9-12-15-16-19)	V _{OUT}	V_{DD}	V
3	Input - (Pin 1)	V _{IN}	V_{SS}	V
4	Input - (Pin 11)	V _{IN}	V_{GEN1}	Vac
5	Inputs - (Pins 3-4-7-8-13-14-17-18)	V _{IN}	V _{GEN2}	Vac
6	Pulse Voltage	V_{GEN}	0 to V _{DD}	Vac
7	Pulse Frequency Square Wave	fGEN1 fGEN2	100k \pm 10% 50k \pm 10% \pm 50 \pm 15% Duty Cycle $t_r = t_f < 400$ ns	H-12
8	Positive Supply Voltage (Pin 20)	V_{DD}	5 5(+ 0 - 0.5)	V
9	Negative Supply Voltage (Pin 10)	V _{SS}	0	V

NOTES

- 1 Input Protection Resistor = 680Ω min to $47k\Omega$ max.
- 2 Output Load = $1k\Omega$ min to $10k\Omega$ max.



PAGE 34

ISSUE 1

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS






FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



PAGE 35

ISSUE 1

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST





PAGE 36

ISSUE

48 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA SCC GENERIC SPECIFICATION No. 9000)</u>

4 8 1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6 Unless otherwise stated, the measurements shall be performed at $T_{amb} = \pm 22 \pm 3$ °C

4 8 2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4 8 3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = \pm 22 \pm 3$ °C

4 8 4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4 8 6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA SCC Generic Specification No 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para 421 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA SCC Basic Specification No. 22900

4 9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification

4.9 3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification



PAGE 37

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	NO CHARACTERISTICS		SPEC. AND OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
		SYMBOL	TEST METHOD	CONDITIONS	(Δ) NOTE 1	MIN	MAX	DIVIT
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	***************************************	-	-	~
3 to 5	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2	±0 12	-	0.4	μА
6 to 7	Quiescent Current 2	l _{DD2}	As per Table 2	As per Table 2	±06	-	2 4	mA
8 to 17	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	± 20	-	- 50	Аи
18 to 27	Input Current High Level	l _{11 ł}	As per Table 2	As per Table 2	± 20		50	nΑ
36 to 43	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	<u>1</u> 0 026	-	0 26	V
52 to 59	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	±02	3 98	~	V
60	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	±03	- 0.25	- 1.45	V
61	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±03	0 45	1 85	V
82 to 89	Output Leakage Current Third State (Low Level Applied)	OZL	As per Table 2	As per Table 2	±02		-05	μA
90 to 97	Output Leakage Current Third State (High Level Applied)	I _{OZH}	As per Table 2	As per Table 2	102		0.5	μA

NOTES

The change limits (Δ) are applicable to the Operating Life test only initial and end point measurements shall not exceed the limits given not be exceeded.
 The change in parameters between In addition, the absolute limits shall not be exceeded.




Rev. 'A'

PAGE 38

ISSUE 1

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



<u>NOTES</u>

1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.



Rev. 'A'

PAGE 39

ISSUE 1

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO. CHARACTÉRISTIC		SYMBOL SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT	
4484688888888888888	00000000000000000000000000000000000000	******************************	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	OMI
3 to 5	Quiescent Current 1	l _{DD1}	As per Table 2	As per Table 2		-	40	μA
60	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.6	- 0.2	- 1.5	V
61	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.6	0.7	2.2	V



PAGE 40

ISSUE 1

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED DESCRIPTION OF DEVIATION		\$500000CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
DESCRIPTION OF DEVIATION	DESCRIPTION OF DEVIATION	ITEMS AFFECTED
Para. 423 Para 9.92, "Electrical Measurements at High and Low Temperatures". Only a test result summary, based on go-no-go tests and presented in histogram is required.	9.9.2, "Electrical Measurements at High and Low Temperatures". test result summary, based on go-no-go tests and presented in histogram form	Para. 423



Rev. 'B'

PAGE 41

ISSUE 1

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.