

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN DRAIN OUTPUTS, BASED ON TYPE 54HC266 ESCC Detail Specification No. 9201/122

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 36

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN DRAIN OUTPUTS, BASED ON TYPE 54HC266

ESA/SCC Detail Specification No. 9201/122



space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	April 1994	Tomores	I tul-	
Revision 'A'	October 2001	71.)	Floor	



Rev. 'A'

PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE						
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.				
		This Issue supersedes Issue 1 and incorporates all modifications agreed on the basis of the following DCR's:- Cover Page : Page Contents amended. DCN Table 1(a) : Variants 01 to 05 deleted. : Variants 06 to 09, Figures amended. Figure 2(a) : Figure 2(a) deleted. Figure 2(b) : Figure 2(b) deleted. Figure 2(c) : Figure 2(c) deleted. Figure 2(d) : Figure 2(d) amended to 2(a). Figure 2(e) : Figure 2(e) amended to 2(b). Figure 2(f) : Figure 2(f) amended to 2(c). Notes to Figures : Title amended. : Note 1 amended. Figure 3(e) : Variants 01 to 05, Networks deleted. Para. 4.4.2 : Lead Finish, Types amended. Para. 4.5.3 : Type Variant amended. Figure 6 : Bias Conditions amended. Appendix 'B' : Appendix 'B' deleted.	221149 None 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149				
'A'	Oct. '01	P1. Cover page P2. DCN P4. T of C P5. Para. 1.3 P6. Table 1(a) P10. Notes to Figures P10A. Figure 2(d) P11. Figure 3(a) P11. Para. 4.3.2 Para. 4.4.2 Para. 4.5.2 P	None None 221603 221566 221566 221566 221566 221566 221566 221603 221603				



PAGE 3 ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u>
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions	5 5 5 5 5 5
1.11	Input and Output Protection Networks	5
2.	APPLICABLE DOCUMENTS	13
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.	REQUIREMENTS	13
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3 4.3.1 4.4.2 4.5 4.5.1 4.5.2 4.5.3 4.5.4 4.6.1 4.6.2 4.6.3 4.7 4.7.1 4.7.2 4.8.1 4.8.2	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. and Power Burn-in Electrical Circuits for H.T.R.B. and Power Burn-in Environmental and Endurance Tests Electrical Measurements at Intermediate Points during Endurance Tests	13 13 13 13 13 14 14 14 14 14 14 14 15 15 15 15 15 15 15 15 15 15
4.8.3 4.8.4 4.8.5 4.8.6	Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	32 32 32 32



Rev. 'A'

PAGE 4

ISSUE 2

4.9 4.9.1 4.9.2 4.9.3	<u>Page</u> 32 32 32 32	
TABLE	<u>ss</u>	
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 6	Type Variants Maximum Ratings Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters Electrical Measurements at High and Low Temperatures Parameter Drift Values Conditions for Burn-in High Temperature Reverse Bias, N-Channels Conditions for Burn-in High Temperature Reverse Bias, P-Channels Conditions for Power Burn-in and Operating Life Test Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Irradiation Testing Electrical Measurements During and on Completion of Irradiation Testing	6 6 16 19 20 27 28 28 29 33
FIGUR	<u>ES</u>	
1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protection Networks Circuits for Electrical Measurements Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels Electrical Circuit for Power Burn-in and Operating Life Test Bias Conditions for Irradiation Testing	7 11 11 12 12 12 23 30 30 31
'A' 'B'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F) AGREED DEVIATIONS FOR STMICROELECTRONICS (F)	36 37



Rev. 'A'

PAGE 5

ISSUE 2

1. **GENERAL**

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Quad 2-Input Exclusive-NOR Gate, with Open Drain Outputs, based on Type 54HC266. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'A'

PAGE 6
ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
06	FLAT	2(a)	G4
07	D.I.L.	2(b)	G4
08	CHIP CARRIER	2(c)	7
09	CHIP CARRIER	2(c)	. 4
10	SO CERAMIC	2(d)	G2
11	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	300	mW	Note 4
5	Supply Current	I _{DDop}	50	mA	
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20 \text{mA}$.
- 3. Output current limited to $I_{OUT} = \pm 25mA$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.




PAGE 7

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-PIN



SYMBOL	MILLIM	MILLIMETRES	
STIVIBOL	MIN	MAX	NOTES
Α	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	8.56	8.89	4
E	5.97	6.73	
E1	7.00 TYPICAL		4
е	1.27 T	YPICAL	5, 9
L	6.86	8.00	8
L1	21.34	21.84	
Q	0.51	1.02	2
S	0.25	0.64	7




PAGE 8

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



\rightarrow	► S <							
			A	F	A	凸	A	
	14	13	12	11	10	9	8	
-	=	} -						_
Note 1			3	4	5	6	7	
11010 1	/////		1 	-		 	-]
	57	57	턴	뒨		57,		h 1
						7		- b1

SYMBOL	MILLIM	MILLIMETRES	
STVIBOL	MIN	MAX	NOTES
Α	-	5.08	
b	0.38	0.66	8
b1	-	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
Е	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	/PICAL	6, 9
F	1.27 T	YPICAL	
Н	0.76		8
L	3.30	5.08	8
Q	0.51	-	3
S	1.78	2.54	7
α	0°	15°	10




PAGE


ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





SYMBOL	MILLIM	ETRES	NOTES
OTMBOL	MIN	MAX	NOTES
Α	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63 2.54		,



Rev. 'A'

PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 12 spaces for flat, SO and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




Rev. 'A'

PAGE 10A ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIM	NOTES	
STIVIDOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	8
E	7.50	7.75	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYI		
L	10	10.65	
М	0.33	0.43	
N	4.31 TY		



Rev. 'A'


PAGE 11

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGE

CHIP CARRIER PACKAGE



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** 2 3 6 7 8 9 10 11 12 13 14 CHIP CARRIER PIN OUTS 2 3 9 10 12 13 14 16 20 18 19

FIGURE 3(b) - TRUTH TABLE (EACH GATE)

INP	UTS	OUTPUT
Α	В	Υ
L L H	I I	H L L H

NOTES 1. Logic Level Definitions: L = Low Level, H = High Level.




PAGE 12

ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM



NOTES

1. Pin numbers shown are for DIP and FP.

INPUT PROTECTION

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

OUTPUT PROTECTION

VARIANTS 06 TO 09



PAGE 13

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

None.

4.2.4 <u>Deviations from Qualification Tests</u> (Chart IV)

None.



Rev. 'A'

PAGE 14

ISSUE 2

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 <u>MECHANICAL REQUIREMENTS</u>

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 15

I<u>S</u>SUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920112206 BF
Detail Specification Number ————————————————————————————————————	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5)$ °C and -55 (+5.0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 16

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	3(b) Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10kHz (min)$ Note 1		-	-
2	Functional Test 2	-	-	3(b)	T		-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ $f = 10kHz (min)$ Note 1		-	-
4 to 7	Quiescent Current	l _{DD}	3005	4(a)			0.1	μА
8 to 15	Input Current Low Level	I _{IL}	3009	4(b)	V _{IN} (Under Test) = 0V V _{IN} (Remaining Inputs) = 6.0V V _{DD} = 6.0V, V _{SS} = 0V (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)		-50	nA
16 to 23	Input Current High Level	I _{IH}	3010	4(c)	$\begin{aligned} &V_{IN} \text{ (Under Test)} = 6.0V \\ &V_{IN} \text{ (Remaining Inputs)} \\ &= 0V \\ &V_{DD} = 6.0V, V_{SS} = 0V \\ &\text{(Pins D/F 1-2-5-6-8-9-12-12-13)} \\ &\text{(Pins C 2-3-8-9-12-13-18-19)} \end{aligned}$	-	50	nA



PAGE 17

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST		TEST CONDITIONS	<u> </u>		
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	110.	C = CCP	MIN	MAX	
24 to 27	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Gate Under Test: $V_{IN1} = 1.5V$, $V_{IN2} = 0.3V$ $I_{OL} = 20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	-	0.1	٧
28 to 31	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 3.15V, V_{IN2} = 0.9V$ $I_{OL} = 20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	•	0.1	V
32 to 35	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Gate Under Test: $V_{IN1} = 4.2V$, $V_{IN2} = 1.2V$ $I_{OL} = 20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	-	0.1	V
36 to 39	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Gate Under Test: $V_{IN1} = 3.15V, V_{IN2} = 0.9V$ $I_{OL} = 4.0mA$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	-	0.26	V
40 to 43	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Gate Under Test: $V_{IN1} = 4.2V$, $V_{IN2} = 1.2V$ $I_{OL} = 5.2mA$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	_	0.26	V
44 to 47	Output Current High Level	ІОН	3006	4(e)	Gate Under Test: $V_{IN} = 4.2V, \ V_{OUT} = 6.0V$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V, \ V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	-	0.5	μΑ



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	1	1	I	r		· · · · · ·		·	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIN	LIMITS		
			883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT	
48	Threshold Voltage N-Channel	V _{THN}	$^{-}$ 4(f) 1A Input at Ground All Other Inputs: $V_{IN}=5.0V$ $V_{DD}=5.0V$, $I_{SS}=-10\mu A$ (Pin D/F 7) (Pin C 10)		-0.45	-1.45	٧		
49	Threshold Voltage P-Channel	V_{THP}	-	4(g)	1A and 1B Inputs at Ground All Other Inputs: $V_{IN} = -5.0 \text{Vdc}$ $V_{SS} = -5.0 \text{V}$, $I_{DD} = 10 \mu \text{A}$ (Pin D/F 14) (Pin C 20)	0.45	1.35	V	
50 to 57	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)	-0.4	-0.9	V	
58 to 65	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open, All Other Pins Open (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)	0.4	0.9	V	

NOTES

- 1. Maximum time to output comparator strobe 30µs.
- 2. Test each pattern of Figure 4(a).
- 3. Guaranteed but not tested.
- Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	T	<u> </u>	JOHEMENT	1		T		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	FIG.	C = CCP)	MIN	MAX	
66 to 73	Input Capacitance	C _{IN}	3012	4(i)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0V Note 3 (Pins D/F 1-2-5-6-8-9-12- 13) (Pins C 2-3-8-9-12-13-18- 19)	-	10	pF
74	Propagation Delay Low to High (1A to 1Y)	t _{PLH}	3003	4(j)	Gate Under Test: $V_{IN1} = \text{Pulse Generator}$ $V_{IN2} = V_{DD}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $Note 4$ $Pins D/F Pins C$ $1 to 3 Pins C$	-	25	ns
75	Propagation Delay High to Low (1A to 1Y)	[†] PHL	3003	4(j)	Gate Under Test: $V_{IN1} = \text{Pulse Generator}$ $V_{IN2} = V_{DD}$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $Note 4$ $\frac{\text{Pins D/F}}{1 \text{ to 3}} \frac{\text{Pins C}}{2 \text{ to 4}}$	-	20	ns
76	Transition Time Low to High	tтLH	3004	4(j)	Gate Under Test: V_{IN1} = Pulse Generator V_{IN2} = V_{DD} V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = 0V Note 4 (Pin D/F 3) (Pin C 4)	-	15	ns
77	Transition Time High to Low	tтнL	3004	4(j)	Gate Under Test: V _{IN1} = Pulse Generator V _{IN2} = V _{DD} V _{IN} (Remaining Inputs) = 0V V _{DD} = 4.5V, V _{SS} = 0V Note 4 (Pin D/F 3) (Pin C 4)		15	ns



PAGE 20

ISSUE 2

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

	1				THIGH AND LOW TEMPER			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ $t_r < 1.0 \mu s$, $f = 10 kHz$ (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz (min)$ Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	-	-
4 to 7	Quiescent Current	l _{DD}	3005	4(a)	V_{IL} = 0V, V_{IH} = 6.0V V_{DD} = 6.0V, V_{SS} = 0V All Outputs Open Note 2 (Pin D/F 14) (Pin C 20)	-	2.0	Αц
8 to 15	Input Current Low Level	կլ	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6.0V V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)	-	-1.0	μΑ
16 to 23	Input Current High Level	lін	3010	4(c)	V_{IN} (Under Test) = 6.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)		1.0	Ац



PAGE 21

ISSUE 2

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	
NO.			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
24 to 27	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Gate Under Test: $V_{IN1} = 1.5V$, $V_{IN2} = 0.3V$ $I_{OL} = 20\mu A$ All Other Gates: $V_{IN} = 0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	•	0.1	V
28 to 31	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Gate Under Test: $V_{IN1} = 3.15V$, $V_{IN2} = 0.9V$ $I_{OL} = 20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	-	0.1	V
32 to 35	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Gate Under Test: $V_{IN1} = 4.2V$, $V_{IN2} = 1.2V$ $I_{OL} = 20\mu A$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	-	0.1	V
36 to 39	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Gate Under Test: $V_{IN1} = 3.15V, V_{IN2} = 0.9V$ $I_{OL} = 4.0mA$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	-	0.4	V
40 to 43	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Gate Under Test: $V_{IN1} = 4.2V$, $V_{IN2} = 1.2V$ $I_{OL} = 5.2mA$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	-	0.4	V
44 to 47	Output Current High Level	Іон	3006	4(e)	Gate Under Test: $V_{IN} = 4.2V$, $V_{OUT} = 6.0V$ All other Gates: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)		10	μΑ



PAGE 22 ISSUE 2

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIIV	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINIT
50 to 57	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)	-0.1	-1.2	V
58 to 65	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open, All Other Pins Open (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)	0.1	1.2	V



PAGE 23

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN	INPUTS							OUTPUTS		PACKAGE	D.C. SUPPLY				
NO.	1 2	2	5 8	6 9	8 12	9 13	12 18	13 19	3 4	- ' '		DIL, FP CCP	7 10	14 20	
1	1	0	1	0	1	0	1	0		OPEN			V _{SS}	V _{D,D}	
2	0	1	0	1	0	1	0	1		OP	EN				
3	1	1	1	1	1	1	1	1	OPEN						
4	0	0	0	0	0	0	0	0		OP	EN			. ↓	

NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 24

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(e) - OUTPUT CURRENT HIGH LEVEL



NOTES


1. Each output to be tested separately.

NOTES

1. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 25

ISSUE 2


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CLAMP VOLTAGE



NOTES 1. Each input to be tested separately.

FIGURE 4(i) - INPUT CAPACITANCE



NOTES 1. Each input to be tested separately.

2. f = 100KHz to 1MHz.




PAGE 26


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

- 1. Pulse Generator $V_P = 0$ to V_{DD} , t_r and $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. $C_L = 50pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



PAGE 27

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±30	nA
8 to 15	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	nA
16 to 23	Input Current High Level	lιΗ	As per Table 2	As per Table 2	±20	nA
36 to 39	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	V
44 to 47	Output Current High Level	loн	As per Table 2	As per Table 2	± 0.2	μA
48	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	V
49	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	V



PAGE 28

ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	V _{OUT}	Open or V _{DD}	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-12-13) (Pins C 2-3-8-9-12-13-18-19)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 29

ISSUE 2

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 3-4-10-11) (Pins C 4-6-14-16)	V _{OUT}	$V_{ m DD}$	V
3	Inputs - (Pins D/F 1-6-9-12) (Pins C 2-9-13-18)	V _{IN}	V _{DD}	V
4	Inputs - (Pins D/F 2-5-8-13) (Pins C 3-8-12-19)	V _{IN}	V _{GEN}	Vac
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	100k ±10% 50 ± 15% Duty Cycle $t_r = t_f \le 400 \text{ns}$	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V _{DD}	6.0(+0-0.5)	V
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V _{SS}	0	V

NOTES


- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 30


ISSUE 2

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 31

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 32

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 33

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		r	T		,			
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	_	-
4 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 0.03	•	0.1	μA
8 to 15	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	± 20	•	-50	nA
16 to 23	Input Current High Level	l _{IH}	As per Table 2	As per Table 2	± 20	-	50	nA
36 to 39	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	-	0.26	V
40 to 43	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026	-	0.26	V
44 to 47	Output Current High Level 4	l _{OH}	As per Table 2	As per Table 2	± 0.2	-	0.5	μА
48	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-0.45	-1.45	V
49	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V

NOTES


^{1.} The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



PAGE 34

ISSUE 2

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor = 680 Ω min. to 47k Ω max.



PAGE 35

ISSUE 2

TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

N	Ο.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		LINUT
				TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
l t	4 0 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	-	-	10	μА
6	4	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.6	- 0.4	-1.5	V
6	5	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.6	0.4	1.4	V



PAGE 36

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.				



Rev. A'

PAGE 37

ISSUE 2

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.				
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				