

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS 8-LINE TO 1-LINE

DATA SELECTORS/MULTIPLEXERS,

BASED ON TYPE 54HC151

ESCC Detail Specification No. 9408/054

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 42

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS 8-LINE TO 1-LINE

DATA SELECTORS/MULTIPLEXERS,

BASED ON TYPE 54HC151

ESA/SCC Detail Specification No. 9408/054

space components coordination group

		Аррі	roved by
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 1	January 1992	To mancer S	1 to Jako
Revision 'A'	April 1994	Promess	Thick
Revision 'B'	June 1995	Jaman and	CATION
Revision 'C'	January 2002	77.2800,	C. Am



ISSUE 1

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	Apr. '94	$\begin{array}{llllllllllllllllllllllllllllllllllll$	None None 221050 22988 22988 22988 22988 22988 221050 221008 23591 23591 23591 23591
'B'	June '95	P1. Cover Page P2. DCN P12A. Figure 2(g) : In the table, dimensions A and B min. amended	None None 221256
,C,	Jan. '02	 P1. Cover page P2. DCN P4. T of C : Appendix 'B', Manufacturer change P5. Para 1.3 : New sentence added P6. Table 1(a) : New Variants 12 and 13 added P7. Figure 2(a) : Side Elevation corrected : Dimension 'C' amended P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P13. Notes to Figures : Title amended to read 2(a) to 2(h) : Note 9 text amended to include SO P134. Figure 2(h) : New Figure added P14. Figure 3(a) : Titles amended to include SO : Text amended to include SO P18. Para. 4.3.2 : Text amended to include SO Para. 4.2.2 : New sentence inserted after 'No. 23500' Para. 4.5.2 : Text amended to include SO P42. Appendix 'B' : Manufacturer reference changed : New deviations added 	None 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221603 221603

PAGE 2

	996 	ESA/SCC Detail Specification No. 9408/054		PAGE ISSUE	3
		TABLE OF CONTENTS			<u>.</u>
1.	GENERAL				<u>Page</u> 5
1 1 1 2 1 3 1.4 1 5 1 6 1.7 1 8 1.9 1.10 1 11	Scope Component Type Variar Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input and Output Protee	rmation			5 5 5 5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUM	ENTS			17
3.	TERMS, DEFINITIONS	, ABBREVIATIONS, SYMBOLS AND U	NITS		17
4.	REQUIREMENTS				17
4 1 4 2 4 2.1 4.2.2 4.2.3 4.2 4 4 2.5 4.3 4.3.1 4.3.2 4 4 4 4 1 4.4 2 4 5	General Deviations from Generic Deviations from Special Deviations from Final Pr Deviations from Burn-in Deviations from Qualifici Deviations from Lot Acc Mechanical Requiremen Dimension Check Weight Materials and Finishes Case Lead Material and Finish	In-process Controls oduction Tests Tests ation Tests eptance Tests ts			17 17 17 17 17 17 18 18 18 18 18 18 18 18 18
4.5 4 5 1 4 5 2 4 5 3	Marking General Lead Identification The SCC Commenced N				18 18 18
4 5.4 4.6 4 6 1 4.6.2 4 6.3 4 7	The SCC Component N Traceability Information Electrical Measurements Electrical Measurements Electrical Measurements Circuits for Electrical Me Burn-in Tests	at Room Temperature at High and Low Temperatures			19 19 19 19 19 19 19
4 7.1 4 7.2 4.7.3 4 8 4 8 1 4 8.2 4 8.3	Environmental and End Electrical Measurements Electrical Measurements	FR.B. and Power Burn-in	Tests .		19 19 19 37 37 37 37
484 485 486	Conditions for Operating Electrical Circuits for Op Conditions for High Tem	Life Tests erating Life Tests			37 37 37 37

	sec /	ESA/SCC Detail Specification No. 9408/054	Rev. 'C'	PAGE 4 ISSUE 1
4.9 4.9.1 4.9.2 4.9.3	Total Dose Irradiation T Application Bias Conditions Electrical Measurement			<u>Page</u> 37 37 37 37 37
TABLE	S			
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 6 7 FIGUR	Electrical Measurements Electrical Measurements Parameter Drift Values Conditions for Burn-in H Conditions for Burn-in H Conditions for Power B Electrical Measurements at Intermediate Points a Electrical Measurements	s at Room Temperature - d.c. Parameters s at Room Temperature - a.c. Parameters s at High and Low Temperatures ligh Temperature Reverse Bias, N-Channe ligh Temperature Reverse Bias, P-Channe urn-in and Operating Life Test s on Completion of Environmental Tests and on Completion of Environmental Testing b During and on Completion of Irradiation	els els and	6 6 20 23 25 32 33 33 33 34 38 40
1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6 APPEN	Electrical Circuit for Bur	easurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C rer Burn-in and Operating Life Test iation Testing	hannels hannels	7 14 15 15 15 16 28 35 35 35 36 39
'A'	AGREED DEVIATIONS	FOR TEXAS INSTRUMENTS (F)		41


'B'

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F) AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

41 42

.

.



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 8-Line to 1-Line Data Selectors/Multiplexers, having fully buffered outputs, based on Type 54HC151. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

5

1

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	300	mW	Note 4
5	Supply Current	IDDop	50	mA	
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.

- 2. Input current limited to $I_{IC} = \pm 20$ mA. 3. Output current limited to $I_{OUT} = \pm 25$ mA. 4. The maximum device dissipation is determined by I_{DDop} max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.






FIGURE 2 - PHYSICAL DIMENSIONS








SYMBOL	MILLIM	ETRES) (0770
STMBOL	MIN	MAX	- NOTES
A	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
D	0.10	0.15	8
E	8.76	9.01	
F	1.27 T	, PICAL	5, 9
G	0.38	0.48	8
Н	6.0	-	8
L	18.75	22.0	
M	0.33	0.43	
N	4.31 TY	/PICAL	



<u>____</u>b1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



NOTES: See Page 13.




ISSUE 1

9

PAGE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)




NOTES: See Page 13.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTEO
STMBOL	MIN	MAX	NOTES
A	1 27	2.03	***************************************
b	0 38	0.56	8
C	0 08	0.23	8
D	9.42	10.16	4
E	6 27	7 24	
E1	7.00 TY	/PICAL	4
e	1 27 T	/PICAL	5, 9
L	7.87	8 89	8
L1	23.88	24 38	
Q	0.51	1 02	2
S	0 25	0.64	7

NOTES · See Page 13



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 16-PIN








FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





SYMBOL		ETRES	NOTES
	MIN	MAX	NOTES
A	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
۴	0.56	0.71	8
G	1.27 T	PICAL	5, 9
Н	1.63	2.54	







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTEO
	MIN	MAX	NOTES
A	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
e	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
l	-	3.83	
K	10.90	12.10	
£	1.14	1.50	8





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(h) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(h) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN






SYMBOL	MILLIM	ETRES	NOTEO
OTMOOL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	000000000000000000000000000000000000000
С	1.49	1.95	
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYI	PICAL	
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	

NOTES: See Page 13.

|--|

FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND D	UAL	<u>IN-I</u>	INE	TO	CHI	<u>° CA</u>	RRIE	R PIN	I ASS	IGNN	<u>1ENT</u>					
FLAT PACKAGE, SO AND																
DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20



FIGURE 3(b) - TRUTH TABLE (EACH FLIP-FLOP)

	IN	PUTS		ουτι	PUTS
5	SELEC	Т	STROBE	~~~~~	
С	В	A	G	Ŷ	. W
X	Х	Х	ŀł	L	Н
L	L	L	L	D0	Do
L	L.	Н	L	D1	D1
L	H	L	L	D2	D2
L	н	Н	L	D3	D3
Н	L	L	L	D4	D4
Н	L	Н	L	D5	D5
н	н н г		L	D6	D6
Н	Н	н	L	D7	D7

NOTES


1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = Irrelevant

2. D0, D1 to D7 = The level of the respective D input

FIGURE 3 (c) - CIRCUIT SCHEMATIC


Not applicable

FIGURE 3(d) - FUNCTIONAL DIAGRAM



<u>NOTES</u>

1. Pin numbers shown are for DIP and FP



VARIANTS 06 TO 09



2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used

- V_{IC} = Input Clamp Voltage
- IIC = Input Clamp Diode Current

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No 9000 for Integrated Circuits Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4 2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing Shall be performed during irradiation qualification and maintenance of qualification
- (b) Para. 5.2.2, Total Dose Irradiation Testing. Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4 2 3 <u>Deviations from Burn-in Tests (Chart III)</u> None
- 4 2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



1

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>940805401</u> BF	-
		T
Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as app	icable)	
Total Dose Irradiation Level (if	applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

454 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No 21700

4.6 ELECTRICAL MEASUREMENTS

4 6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.-5)$ °C and -55 (+5.-0) °C respectively

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4

4.7 BURN-IN TESTS

4 7 1 Parameter Drift Values

The parameter drift values applicable to HT.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = \pm 22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in

4 7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4 7 3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the HT.R.B and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	LIMITS	
		5 TWBUL	MIL-STD 883	FIG	D'F = DIP AND FP C = CCP	MIN	МАХ	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz$ (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_t = t_t < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	~	-
4 to 5	Quiescent Current	loo	3005	4 (a)	$V_{HL} = 0V, V_{HH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	~	04	μΑ
6 to 17	Input Current Low Level	l _{IL}	3009	4 (b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 6.0V$ $V_{DD} = 6 0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)	-	-50	nA
18 to 29	Input Current High Level	lιΗ	3010	4 (c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = 6 \; 0 \text{V} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 0 \text{V} \\ V_{DD} \; = \; 6 \; 0 \text{V}, \; V_{SS} \; = \; 0 \text{V} \\ (\text{Pins D/F } 1 \cdot 2 \cdot 3 \cdot 4 \; 7 \cdot 9 \cdot 10 \cdot 11 \cdot 12 \cdot 13 \cdot 14 \cdot 15) \\ (\text{Pins C } 2 \cdot 3 \cdot 4 \cdot 5 \cdot 9 \cdot 12 \cdot 13 \cdot 14 \cdot 15 \cdot 17 \cdot 18 \cdot 19) \end{array}$	÷	50	nA

NOTES. See Page 22.



ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER FEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	ONT
30 to 31	Output Voltage Low Level 1	V _{OL1}	3007	4 (d)	$V_{\rm HL} = 0.3V, V_{\rm HH} = 1.5V$ $I_{\rm OL} = 20\mu A$ $V_{\rm DD} = 2.0V, V_{\rm SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	01	V
32 to 33	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{\rm HL} = 0.9V, V_{\rm HH} = 3.15V$ $I_{\rm OL} = 20\mu A$ $V_{\rm DD} = 4.5V, V_{\rm SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	0.1	V
34 to 35	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL} = 1 2V, V_{IH} = 4 2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6 0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	0.1	V
36 to 37	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D F 5-6) (Pins C 7-8)	-	0 26	V
38 to 39	Output Voltage Low Level 5	V _{OL.5}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)		0.26	V
40 to 41	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	19		V
42 to 43	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	44	-	V
44 to 45	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	59	~	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

[1	l	F	Τ	T	~~~~~	r 1
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG	DF = DIP AND FP C = CCP	MIN	MAX	
46 to 47	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D F 5-6) (Pins C 7-8)	3.98	-	V
48 to 49	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$V_{IL} = 1 2V, V_{IH} = 4 2V$ $I_{OH} = -5 2mA$ $V_{DD} = 6 0V, V_{SS} = 0V$ (Pins D F 5-6) (Pins C 7 8)	5 48	-	V
50	Threshold Voltage N-Channel	V _{THN}	-	4 (f)	A Input at Ground All Other Inputs $V_{IN} = 5 \text{ OV}$ $V_{DD} = 5.0V, I_{SS} = -10\mu A$ (Pin D F 8) (Pin C 10)	-0.45	-1 45	V
51	Threshold Voltage P Channel	V _{THP}	-	4 (g)	A Input at Ground All Other Inputs $V_{IN} = .5.0Vdc$ $V_{SS} = .5.0V, I_{DD} = 10\mu A$ (Pin D F 16) (Pin C 20)	0 45	1 35	V
52 to 63	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4 (h)	$\begin{split} I_{IN} & (Under Test) = -0.1mA \\ V_{DD} = Open, V_{SS} = 0V \\ All Other Pins Open \\ (Pins D F 1-2-3-4-7-9-10-11-12-13-14-15) \\ (Pins C 2-3-4-5-9-12-13-14-15-17-18-19) \end{split}$	-0.4	-09	V
64 to 75	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4 (h)	$\begin{split} I_{IN} & (\text{Under Test}) = 0 \ \text{ImA} \\ V_{DD} = 0V, \ V_{SS} = \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D.F 1-2-3-4-7-9-10-} \\ & 11-12-13-14-15) \\ & (\text{Pins C 2-3-4-5-9-12-13-} \\ & 14-15 \ 17-18-19) \end{split}$	04	09	V

NOTES

1. Maximum time to output comparator strobe 30µs

2. Guaranteed but not tested.

3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests



ISSUE 1

.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	LIMITS		
			MIL-STD 883	FIG	D'F = DIP AND FP C = CCP)	MIN	MAX	UNIT	
76 to 87	Input Capacitance	$V_{DD} = V_{SS} = 0V$ Note 2 (Pins D/F 1.2-3-4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)							
88	Propagation Delay Low to High, (A to Y)	tplH1	3003	4 (j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b)} \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ Note 3 \\ \underline{Pins D/F} \\ 11 \mbox{ to 5 } 14 \mbox{ to 7} \end{array}$	-	50	ns	
89	Propagation Delay High to Low, (A to Y)	t _{PHL1}	3003	4 (j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b)} \\ V_{DD} \mbox{ = } 4 \mbox{ 5V}, \mbox{ V}_{SS} \mbox{ = } 0 \mbox{ V} \\ Note 3 \\ \underline{Pins D/F} \mbox{ Pins C} \\ 11 \mbox{ to } 5 \mbox{ 14 to } 7 \end{array}$		50	ns	
90	Propagation Delay Low to High, (D0 to Y)	t _{PLH2}	3003	4(j)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\underline{Pins D/F} \qquad \underline{Pins C}$ $4 \text{ to } 5 \qquad 5 \text{ to } 7$	-	39	ns	
91	Propagation Delay High to Low, (D0 to Y)	tphl2	3003	4(j)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\underline{P_{INS} D_{r}F} \qquad \underline{P_{INS} C}$ $4 \text{ to } 5 \qquad 5 \text{ to } 7$	-	39	ns	

NOTES: See Page 22



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D,F = DIP AND FP C = CCP	MIN	МАХ	UNIT
92	Propagation Delay Low to High (G to Y)	tргнз	3003	4(j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test) = Pulse} \\ \mbox{ Generator} \\ V_{IN} \mbox{ (Remaining Inputs) =} \\ \mbox{ Figure 3(b)} \\ V_{DD} \mbox{ = 4.5V, } V_{SS} \mbox{ = 0V} \\ \mbox{ Note 3} \\ \hline \hline \mbox{ Pins } D \mbox{ (F) } \\ \hline \mbox{ 7 to 5 } \mbox{ 9 to 7} \end{array}$	-	25	ns
93	Propagation Delay High to Low (G to Y)	tphl3	3003	4(j)	$\begin{array}{l} V_{\rm IN} \mbox{ (Under Test) = Pulse} \\ \mbox{ Generator} \\ V_{\rm IN} \mbox{ (Remaining Inputs) =} \\ \mbox{ Figure 3(b)} \\ V_{\rm DD} \mbox{ = 4 5V, } V_{\rm SS} \mbox{ = 0V} \\ \mbox{ Note 3} \\ \hline \mbox{ Pins } D/F \mbox{ Pins C} \\ \hline \mbox{ 7 to 5 9 to 7} \end{array}$	-	25	ns
94	Transition Time Low to High	tтıн	3004	4 (j)	$V_{IN} \text{ (Under Test)} = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3(Pin D'F 5)(Pin C 7)$	-	15	ns
95	Transition Time High to Low	tтнı	3004	4 (j)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = V_{DD} = 45V, V_{SS} = 0V$ Note 3 (Pin D F 5) (Pin C 7)	-	15	ns

NOTES · See Page 22



ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	
			MIL-STD 883	FIG	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = .0V$ $t_r < 1.0\mu s, f = 10 kHz (min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_l < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	Ţ	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 5	Quiescent Current	ddł	3005	4 (a)	$V_{IL} = 0V, V_{IH} = 6 \ 0V$ $V_{DD} = 6 \ 0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	8.0	μA
6 to 17	Input Current Low Level	Ι _{ΙL}	3009	4 (b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 6 \text{ 0V}$ $V_{DD} = 6 \text{ 0V}, V_{SS} = 0V$ (Pins D/F 1-2-3 4-7-9-10- 11-12-13-14-15) (Pins C 2-3-4-5-9-12-13- 14-15-17-18-19)	-	- 1.0	Αų
18 to 29	Input Current High Level	Ι _Η	3010	4 (c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = 6 \; 0 \text{V} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 0 \text{V} \\ V_{DD} \; = \; 6.0 \text{V}, \; V_{SS} \; = \; 0 \text{V} \\ (\text{Pins D/F } 1.2 \cdot 3 \cdot 4 \; 7 \cdot 9 \cdot 10 \cdot 11 \cdot 12 \cdot 13 \cdot 14 \; 15) \\ (\text{Pins C } 2 \cdot 3 \cdot 4 \cdot 5 \cdot 9 \cdot 12 \cdot 13 \cdot 14 \cdot 15 \cdot 17 \cdot 18 \cdot 19) \end{array}$	-	10	μA

NOTES. See Page 22.



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
	CHANAG TENIS 103	5 TMDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	ONIT
30 to 31	Output Voltage Low Level 1	V _{OL1}	3007	4 (d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D F 5-6) (Pins C 7-8)	~	0.1	V
32 to 33	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	~	0.1	V
34 to 35	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL} = 1 2V, V_{III} = 4 2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	-	0.1	V
36 to 37	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$V_{IL} = 0 \text{ 9V}, V_{IH} = 3.15V$ $I_{OL} = 4 \text{ 0mA}$ $V_{DD} = 4 \text{ 5V}, V_{SS} = 0V$ (Pins D F 5-6) (Pins C 7-8)	~	0.4	V
38 to 39	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1 2V, V_{IH} = 4 2V$ $I_{OL} = 5 2mA$ $V_{DD} = 6 0V, V_{SS} = 0V$ (Pins D·C 5-6) (Pins C 7-8)	-	0.4	V
40 to 41	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ I_{OH} = -20\mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (Pins D F 5 6) \\ (Pins C 7 8) \end{array}$	1.9	-	V
42 to 43	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.9V, V_{II1} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	44	-	V
44 to 45	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$V_{IL} = 1 2V, V_{III} = 4 2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6 0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	5.9	-	V

NOTES: See Page 22



ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG	D/F = DIP AND FP C = CCP	MIN	МАХ	UNIT
46 to 47	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	3.7	-	V
48 to 49	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$V_{IL} = 1 2V, V_{IH} = 4.2V$ $I_{OH} = -5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 5-6) (Pins C 7-8)	52	-	V
52 to 63	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4 (h)	$\begin{split} I_{\text{IN}} & (\text{Under Test}) = -0.1\text{mA} \\ V_{\text{DD}} = & \text{Open}, \ V_{\text{SS}} = 0\text{V} \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-3-4-7-9-10-} \\ & 11-12-13-14-15) \\ & (\text{Pins C 2-3-4-5-9-12-13-} \\ & 14-15-17-18-19) \end{split}$	-01	- 1.2	V
64 to 75	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4 (h)	$\begin{split} I_{\text{IN}} & (\text{Under Test}) = 0 \text{ 1mA} \\ V_{\text{DD}} = 0 \text{V}, \text{ V}_{\text{SS}} = \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-3-4-7-9-10-} \\ & 11-12-13-14-15) \\ & (\text{Pins C 2-3-4-5-9-12-13-} \\ & 14-15-17-18-19) \end{split}$	01	12	V

NOTES: See Page 22



PAGE 28

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


INPUTS												OUTPUTS PACKAGE D.C. SI			UPPLY		
NO.	1 2	2 3	3 4	4 5	7 9	9 12	10 13	11 14	12 15	13 17	14 18	15 19	5 7	6 8	DIL, FP CCP	8 10	16 20
1	1	1	1	1	0	1	1	1	1	1	1	1	OP	EN		V _{SS}	V _{PD}
2	0	0	0	0	0	0	0	0	0	0	0	0	OP	EN		*	*

NOTES

- Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 2.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL






FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL



NOTES

- 1. $V_{IN} = V_{IL}$ (max.) and or V_{IH} (min) as per Truth Table to give V_{OL}
- 2. Each output to be tested separately


FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL



NOTES

- V_{IN} = V_{IL} (max) and or V_{IH} (min.) as per Truth Table to give V_{OH}
- 2 Each output to be tested separately

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL









FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



NOTES 1 Each input to be tested separately NOTES 1 Each output to be tested separately





NOTES 1 Each input to be tested separately 2.1 = 100 kHz to 1MHz






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



<u>NOTES</u>

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$. 2. $C_L = 50pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



No 9408-054

PAGE 32

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 120	nA
6 to 17	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	±20	nA
18 to 29	Input Current High Level	liti	As per Table 2	As per Table 2	± 20	nA
36 to 37	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	V
46 to 47	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±02	V
50	Fhreshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±03	V
51	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±03	V

the state of the second state of the second s



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	Tanıb	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 5-6) (Pins C 7-8)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins D/F 1-2-3-4-7-9-10-11-12 13-14-15) (Pins C 2-3-4-5-9-12-13-14-15- 17-18-19)		V _{SS}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6 0(+ 0-0 5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1 Input Protection Resistor = 680Ω min. to $47k\Omega$ max
- 2. Output Load = $1k\Omega min$ to $10k\Omega max$

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 5-6) (Pins C 7-8)	VOUT	Open or V _{DD}	-
3	Inputs - (Pins D/F 1·2·3·4·7·9·10-11-12- 13-14-15) (Pins C 2·3·4·5·9·12·13-14-15- 17-18-19)	V _{iN}	V _{DD}	V
4	Positive Supply Voltage (Pin D F 16) (Pin C 20)	V _{DD}	6 0(+ 0·0 5)	V
5	Negative Supply Voltage (Pin D'F 8) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

1 Input Protection Resistor = 680Ω min to $47k\Omega$ max

2 Output Load = $1k\Omega$ min to $10k\Omega$ max



ISSUE 1

PAGE 34

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS		SYMBOI.	CONDITIONS	UNIT
1	Ambient T	Ambient Temperature		+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 5-6) (Pins C 7-8)		Vout	V _{DD}	V
3	Input -	(Pin D/F 3) (Pin C 4)	V _{IN}	V _{DD}	V
4	Input -	(Pin D/F 11) (Pin C 14)	V _{IN}	V _{GEN}	Vac
5	Inputs -	(Pins D/F 1-2-4-7-9-10-12-13- 14-15) (Pins C 2-3-5-9-12-13-15-17 18-19)	V _{IN}	V _{SS}	V
6	Pulse Volta	age	V _{GEN}	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave		f	$100k \pm 10\%$ 50 ± 15% Duty Cycle $t_f = t_f \le 400ns$	Hż
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)		V _{DD}	6 0(+ 0-0.5)	V
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)		V _{SS}	0	V

NOTES

1. Input Protection Resistor = 680Ω min to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min to $10k\Omega$ max






FIGURE 5 (a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1 Pin numbers in parenthesis are for the chip carrier package





FIGURE 5 (c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1 Pin numbers in parenthesis are for the chip carrier package



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $\Gamma_{amb} = \pm 22 \pm 3$ °C

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \ ^{\circ}C$.

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4 8 5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification

4 8 6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA'SCC Generic Specification No 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4 9 1 Application

If specified in Para 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4 9 2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification

4 9 3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



.


No 9408/054

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO	CHARACTERISTICS	SYMBOL	SPEC. AND OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	МАХ	
1	Functional Test 1	^	As per Table 2	As per Table 2			-	-
2	Functional Test 2		As per Table 2	As per Table 2	-	-	-	~
3	Functional Test 3	-	As per Table 2	As per Table 2	-		-	-
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0 12	-	04	μΑ
6 to 17	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	± 20	-	-50	nΛ
18 to 29	Input Current High Level	IIH	As per Table 2	As per Table 2	<u>+</u> 20	-	50	nA
36 to 37	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0 026	-	0 26	V
38 to 39	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0 026	-	0 26	V
46 to 47	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±02	3.98	-	V
48 to 49	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	± 0.2	5 48	-	V
50	Threshold Voltage N Channel	VTHN	As per Table 2	As per Table 2	± 0.3	- 0 45	- 1 45	V
51	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±03	0 45	1 35	V

NOTES

1 The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded



\bigcirc 60±0.3V 16 15 14 13 12 11 10 9 (20)(19) (18)(17) (15) (14)(13)(12)54HC151 (2)(3)(4) (5) (7) (8) (9) (10)2 3 4 5 7 1 6 8

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING

NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package
- 2. Input Protection Resistor = 680Ω min to $47k\Omega$ max.



TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

NO	CHARACTERISTICS	SYMBOL	SPEC. AND OR	TEST	CHANGE	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	-	-	40	μA
50	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	<u>1</u> 0.6	-04	-15	V
51	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.6	04	14	V



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para 4.2 3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



PAGE 42

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL - STD - 883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.