

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC HCMOS SYNCHRONOUS 4-BIT BINARY COUNTER BASED ON TYPE 54HC163

# ESCC Detail Specification No. 9204/073

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 43

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# **HCMOS SYNCHRONOUS 4-BIT**

# **BINARY COUNTER,**

# **BASED ON TYPE 54HC163**

ESA/SCC Detail Specification No. 9204/073



# space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 1	July 1992	Tomoment	- Julio	
Revision 'A'	March 1994	Ponomies S	- Leit->	
Revision 'B'	June 1995	Tomments	(Atom	
Revision 'C'	December 2001	7.30	P An	



ISSUE 1

# DOCUMENTATION CHANGE NOTICE


Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	Mar. '94	Cover Page DCN P6. Table 1(a) : Lead Material and/or Finish amended. : Variants 10 and 11 added. P12A. Figure 2(g) : Figure 2(g) added. P13. Notes : Title amended to include "2(g)". : Note 13 added. P19. Para. 4.4.2 : Lead Finish, Types amended. P29. Figure 4(a) : Pattern 2 Input 2 amended. : Note 2 amended.	None None 221050 22988 22988 22988 22988 22988 22988 221050 221148 221148
'B'	June '95	P1. Cover Page P2. DCN P12A. Figure 2(g) : In the table, dimensions A and B min. amended P39. Table 6 : Nos. 4 to 5, Delta Limits corrected	None None 221256 23712
'C'	Dec. '01	<ul> <li>P1. Cover page</li> <li>P2. DCN</li> <li>P4. T of C : Appendix 'B', Manufacturer change</li> <li>P5. Para. 1.3 : New sentence added</li> <li>P6. Table 1(a) : New Variants 12 and 13 added</li> <li>P7. Figure 2(a) : Side Elevation corrected</li> <li>Dimension 'C' amended</li> <li>P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected</li> <li>P13. Notes to Figures : Title amended to read 2(a) to 2(h)</li> <li>Note 9 text amended to include SO</li> <li>P14. Figure 3(a) : Titles amended to include SO</li> <li>P19. Para. 4.3.2 : Text amended to include SO</li> <li>Para. 4.3.2 : Text amended to include SO</li> <li>Para. 4.3.2 : Text amended to include SO</li> <li>Para. 4.5.2 : Text amended to include SO packages</li> <li>P43. Appendix 'B' : Manufacturer reference changed</li> <li>: New deviations added</li> </ul>	None 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221603 221603

PAGE 2

	1 AAA			PAGE	3
C C C C C C C C C C C C C C C C C C C		ESA/SCC Detail Specification		1001/7	
		No. 9204/073		ISSUE	1
B	***************************************				000000000000000000000000000000000000000
		TABLE OF CONTENTS			
1.	CENEDAL				Page
8.	<u>GENERAL</u>				5
1.1	Scope				5
1.2	Component Type Variar	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	rmation			5
1 <i>.</i> 5 1.6	Physical Dimensions				5
1.6	Pin Assignment Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
1.10	Handling Precautions				5
1.11	Input and Output Prote	ction Networks			5
	input and Output 110te	Ston Networks			5
2.	APPLICABLE DOCUM	ENTS			18
3.	TERMS, DEFINITIONS	ABBREVIATIONS, SYMBOLS AND U	NITS		18
A					.0
4.	REQUIREMENTS				18
4.1	General				18
4.2	Deviations from Generic	Specification			18
4.2.1	Deviations from Special				18
4.2.2	Deviations from Final Pr				18
4.2.3	Deviations from Burn-in				18
4.2.4	Deviations from Qualific				18
4.2.5	Deviations from Lot Acc				19
4.3	Mechanical Requiremen	ts			19
4.3.1	Dimension Check				19
4.3.2	Weight				19
4.4	Materials and Finishes				19
4.4.1	Case				19
4.4.2 4.5	Lead Material and Finish				19
4.5 4.5.1	Marking General				19
4.5.2	Lead Identification				19
4.5.3	The SCC Component N	umbor			19
4.5.4	Traceability Information	umber			20
4.6	Electrical Measurements				20
4.6.1	Electrical Measurements				20
4.6.2		at High and Low Temperatures			20 20
4.6.3	Circuits for Electrical Me				20
4,7	Burn-in Tests				20
4.7.1	Parameter Drift Values				20
4.7.2	Conditions for H.T.R.B.				20
4.7.3		F.R.B. and Power Burn-in			20
4.8	Environmental and End				38
4.8.1	Electrical Measurements	on Completion of Environmental Tests			38
4.8.2	Electrical Measurements	at Intermediate Points during Endurance	Tests		38
4.8.3	Electrical Measurements	on Completion of Endurance Tests			38
4.8.4	Conditions for Operating			•	38
4.8.5	Electrical Circuits for Op				38
4.8.6	Conditions for High Terr	perature Storage Test			38

10000000000000000000000000000000000000	201225555555555555555555555555555555555				
	see F	ESA/SCC Detail Specification No. 9204/073	Rev. 'C'	PAGE ISSUE	4
4.9 4.9.1 4.9.2 4.9.3 <u>TABLE</u>	Total Dose Irradiation T Application Bias Conditions Electrical Measurement	-			<u>Page</u> 38 38 38 38 38
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 6 7 <b>FIGUR</b>	Electrical Measurements Electrical Measurements Parameter Drift Values Conditions for Burn-in H Conditions for Burn-in H Conditions for Power B Electrical Measurements at Intermediate Points a Electrical Measurements	s at Room Temperature - d.c. Parameters s at Room Temperature - a.c. Parameters s at High and Low Temperatures ligh Temperature Reverse Bias, N-Channe ligh Temperature Reverse Bias, P-Channe urn-in and Operating Life Test s on Completion of Environmental Tests a nd on Completion of Endurance Testing s During and on Completion of Irradiation	els els and		6 21 24 26 33 34 34 35 39 41
1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(e) 5(b) 5(c) 6	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protec Circuits for Electrical Me Electrical Circuit for Burn Electrical Circuit for Burn Electrical Circuit for Pow Bias Conditions for Irrad	easurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C ver Burn-in and Operating Life Test iation Testing	hannels hannels		7 14 16 16 17 29 36 36 37 40
<u>APPEN</u> 'A' 'B'		<u>cific Manufacturers only)</u> FOR TEXAS INSTRUMENTS (F) FOR STMICROELECTRONICS (F)			42 43

.



5

PAGE

#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Synchronous 4-Bit Binary Counter, having fully buffered outputs, based on Type 54HC163. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

# 1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



ISSUE 1

# TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2( <del>0</del> )	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

#### TABLE 1(b) - MAXIMUM RATINGS


NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	300	mW	Note 4
5	Supply Current	IDDop	50	mA	
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	***************************************
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	۰C	Note 5 Note 6

#### <u>NOTES</u>


- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} = \pm 25 \text{mA}$ .
- 4. The maximum device dissipation is determined by  $I_{DDop}$  max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

# FIGURE 1 - PARAMETER DERATING INFORMATION


Not applicable.



### FIGURE 2 - PHYSICAL DIMENSIONS









SYMBOL	MILLIMETRES		
STADUL.	MIN	МАХ	NOTES
A	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
a	0.10	0.15	8
E	8.76	9.01	
F	1.27 T	/PICAL	5, 9
G	0.38	0.48	8
Н	6.0	-	8
L	18.75	22.0	
М	0.33	0.43	· ·
N	4.31 TYPICAL		



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN








ISSUE 1

9

PAGE

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)




NOTES: See Page 13.





# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(d) - FLAT PACKAGE, 16-PIN




SYMBOL	MILLIMETRES		NOTEO
STINDUL	MIN	MAX	NOTES
A	1.27	2.03	
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	4
E	6.27	7.24	
E1	7.00 T)	PICAL	4
е	1.27 T	PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q	0.51	1.02	2
S	0.25	0.64	7





### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


#### FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 16-PIN







# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





SYMBOL	MILLIMETRES		NOTES
OTTIDOL	MIN	MAX	NOTES
A	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	,






ISSUE 1

12A

PAGE

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(g) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
UTMBOL	MIN	MAX	NULES
A	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
Θ	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
I	~	3.83	
ĸ	10.90	12.10	
l	1.14	1.50	8



PAGE 13

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(h) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within  $\pm 0.25$ mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat and SO and dual-in-line packages.


16 spaces for chip carrier packages.


- 10. Lead centreline when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(h) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN






SYMBOL	MILLIMETRES		NOTES
OTNOCE	MIN.	MAX.	NUIES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
L N	4.31 TY	PICAL	

NOTES: See Page 13.

C See	ESA/SCC Detail Specification No. 9204/073	Rev. 'C'	PAGE ISSUE	

### FIGURE 3(a) - PIN ASSIGNMENT



# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

FIGURE 3(b) - TRUTH TABLE

	*************************	INPUTS				OUTI	PUTS		
CLR	LOAD	ENP	ENT	СК	QA QB QC QD				
		X	X	1 Î		L		1	RESET TO "0"
	1 L 1	X	X		A	8	C	D	PRESET DATA
	м		L 1	L I		NO CH	IANGE		NO COUNT
Н	н		Х	Î		NO CH	IANGE		NO COUNT
Н	Н	Н	Н	ŕ		COUN	COUNT		
Н	Х	Х	X	Ţ	NO CHANGE NO COUNT				

.

#### NOTES


1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.

2. \_\_\_\_\_ = Transition, Low to High. \_\_\_\_ = Transition, High to Low.



### FIGURE 3(b) - TRUTH TABLE (CONTINUED)

### TIMING CHART



### **NOTES**

- 1. Clear outputs to zero.
- 2. Preset to binary 12.
- 3. Count to 13, 14, 0, 1 and 2.
- 4. Inhibit.



# FIGURE 3(c) - CIRCUIT SCHEMATIC


Not applicable.


# FIGURE 3(d) - FUNCTIONAL DIAGRAM

CLR LOAD ENT ENP CK	(9) M (10) G (7) G	2 3 3CT = 15	(15)	RCO
A	(3)	5D (1)	(13)	QA
B	(4)	(2)		QB
C	(5)	(4)		QC
D	(6)	(8)		QD

### <u>NOTES</u>

1. Pin numbers shown are for DIP and FP.





VALIAN13 00 10 09



#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V<sub>IC</sub> = Input Clamp Voltage.
- I<sub>IC</sub> = Input Clamp Diode Current.

#### 4. <u>REQUIREMENTS</u>

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO package and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 <u>MARKING</u>

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

9	<u>20407301B F</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5) \circ C$  and  $-55 (+5.0) \circ C$  respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 <u>BURN-IN TESTS</u>

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	İITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	
1	Functional Test 1		-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz (min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-		-
3	Functional Test 3	-	·	3(b)	Verify Truth Table without Load. $V_{1L} = 1.2V, V_{1H} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	~
4 to 5	Quiescent Current	dal	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	0.4	μΑ
6 to 14	Input Current Low Level	Ι <sub>ΙĽ</sub>	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ = 6.0V $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-9- 10) (Pins C 2-3-4-5-7-8-9-12- 13)	-	-50	nA
15 to 23	Input Current High Level	JIH	3010	4(c)	$V_{IN} \text{ (Under Test) } = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-9-10) (Pins C 2-3-4-5-7-8-9-12-13)	-	50	nA

NOTES: See Page 25.



PAGE 22

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	IITS	
		OTMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
24 to 28	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	-	0.1	V
29 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	-	0.1	V
34 to 38	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	-	0.1	V
39 to 43	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	-	0.26	V
44 to 48	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	-	0.26	V
49 to 53	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V,  V_{IH} = 1.5V \\ I_{OH} = -20 \mu A \\ V_{DD} = 2.0V,  V_{SS} = 0V \\ (Pins  D/F  11\mbox{-}12\mbox{-}13\mbox{-}14\mbox{-}15) \\ (Pins  C  14\mbox{-}15\mbox{-}17\mbox{-}18\mbox{-}19) \end{array}$	1.9	-	V
54 to 58	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OH} = -20\mu A \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pins  D/F  11-12-13-14-15) \\ (Pins  C  14-15-17-18-19) \end{array}$	4.4	~	V
59 to 63	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4( <del>0</del> )	$\begin{array}{l} V_{IL} = 1.2V,  V_{IH} = 4.2V \\ I_{OH} = -20 \mu A \\ V_{DD} = 6.0V,  V_{SS} = 0V \\ (Pins  D/F  11-12-13-14-15) \\ (Pins  C  14-15-17-18-19) \end{array}$	5.9	-	V

NOTES: See Page 25.



ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
		e moet	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
64 to 68	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4( <del>0</del> )	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OH} = -4.0mA \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pins  D/F  11-12-13-14-15) \\ (Pins  C  14-15-17-18-19) \end{array}$	3.98	-	V
69 to 73	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2V,  V_{IH} = 4.2V \\ I_{OH} = -5.2mA \\ V_{DD} = 6.0V,  V_{SS} = 0V \\ (Pins  D/F  11-12-13-14-15) \\ (Pins  C  14-15-17-18-19) \end{array}$	5.48	-	V
74	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(f)	CK Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
75	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(g)	CK Input at Ground All Other Inputs: $V_{IN} = -5.0Vdc$ $V_{SS} = -5.0V$ , $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.45	1.35	V
76 to 84	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(h)	$\begin{split} &I_{IN} \; (\text{Under Test}) = \; \text{-0.1mA} \\ &V_{DD} = \; \text{Open}, \; V_{SS} \; = \; \text{OV} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 1-2-3-4-5-6-7-9-10}) \\ &(\text{Pins C 2-3-4-5-7-8-9-12-13}) \end{split}$	-0.4	-0.9	V
85 to 93	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$\begin{array}{l} {\sf I}_{\rm IN} \mbox{ (Under Test)} = 0.1 m {\sf A} \\ {\sf V}_{\rm DD} = 0 {\sf V}, \mbox{ V}_{\rm SS} = {\sf Open}, \\ {\sf All \mbox{ Other Pins Open} } \\ ({\sf Pins \mbox{ D/F } 1-2-3-4-5-6-7-9-10}) \\ ({\sf Pins \mbox{ C } 2-3-4-5-7-8-9-12-13}) \end{array}$	0.4	0.9	V

NOTES: See Page 25.

~



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIŃ	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	UNIT
94 to 102	Input Capacitance	C <sub>iN</sub>	3012	4(i)	$\begin{array}{l} V_{IN} \mbox{ (Not Under Test)} \\ = 0 V dc \\ V_{DD} = V_{SS} = 0 V \\ Note 2 \\ (Pins D/F 1-2-3-4-5-6-7-9-10) \\ (Pins C 2-3-4-5-7-8-9-12-13) \end{array}$	-	10	pF
103	Propagation Delay Low to High, (CK to QD)	tPLH1	3003	4(j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b).} \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ Note 3 \\ \hline \hline \frac{Pins \mbox{ D/F}}{2 \mbox{ to } 11}  \hline \mbox{ 3 to } 14 \end{array}$	-	41	ns
104	Propagation Delay High to Low, (CK to QD)	<sup>t</sup> ₽HL1	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse \text{ Generator} \\ V_{IN} \text{ (Remaining Inputs)} \\ = Figure 3(b) \\ V_{DD} = 4.5V, V_{SS} = 0V \\ \text{Note 3} \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ \underline{2 \text{ to } 11} \qquad \underline{3 \text{ to } 14} \\ \end{array}$	-	41	ns
105	Propagation Delay Low to High, (CK to RCO)	<sup>t</sup> ₽ŁH2	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse \text{ Generator} \\ V_{IN} \text{ (Remaining Inputs)} \\ = Figure 3(b) \\ V_{DD} = 4.5V, V_{SS} = 0V \\ \text{Note 3} \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ \underline{2 \text{ to } 15} \qquad \underline{3 \text{ to } 19} \\ \end{array}$	-	43	ns
106	Propagation Delay High to Low, (CK to RCO)	t <sub>PHL2</sub>	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse \text{ Generator} \\ V_{IN} \text{ (Remaining Inputs)} \\ = Figure 3(b) \\ V_{DD} = 4.5V, V_{SS} = 0V \\ \text{Note 3} \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 2 \text{ to } 15 \qquad 3 \text{ to } 19 \\ \end{bmatrix}$	-	43	ns
107	Propagation Delay Low to High (ENT to RCO)	tplh3	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse \text{ Generator} \\ V_{IN} \text{ (Remaining Inputs)} \\ = Figure 3(b) \\ V_{DD} = 4.5V, V_{SS} = 0V \\ \text{Note 3} \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 10 \text{ to } 15 \qquad 13 \text{ to } 19 \\ \end{array}$	-	39	ns

NOTES: See Page 25.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	lits	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
108	Propagation Delay High to Low (ENT to RCO)	tphL3	3003	4(j)	$\begin{array}{l} V_{\rm IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{\rm IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b)} \\ V_{\rm DD} \mbox{ = 4.5V, } V_{\rm SS} \mbox{ = 0V} \\ Note 3 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 10 \mbox{ to 15} \qquad 13 \mbox{ to 19} \end{array}$	~	39	ns
109	Transition Time Low to High	t⊤lh	3004	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator} V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 (Pin D/F 11) (Pin C 14)$	-	15	ns
110	Transition Time High to Low	ţтнг	3004	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 (Pin D/F 11) (Pin C 14)$	-	15	ns
111	Maximum Clock Frequency	f <sub>(CL)</sub>	-	-	Clock = Pulse Generator $V_{DD} = 4.5V, V_{SS} = 0V$ Notes 4 and 5 (Pin D/F 2) (Pin C 3)	27	-	MHz

#### <u>NOTES</u>

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 4. Measurement performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 5. A pulse, having the following conditions shall be applied to the clock input:  $V_P = 0V$  to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that give in the "Limits" column.



PAGE 26

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
		0	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz$ (min) Note 1	~	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-		-
4 to 5	Quiescent Current	dal	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	8.0	μΑ
6 to 14	Input Current Low Level	Iι	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ = 6.0V $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-9- 10) (Pins C 2-3-4-5-7-8-9-12- 13)	-	- 1.0	μA
15 to 23	Input Current High Level	lιΗ	3010	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 6.0 \text{V} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 0 \text{V} \\ V_{DD} \; = \; 6.0 \text{V}, \; V_{SS} \; = \; 0 \text{V} \\ (\text{Pins D/F 1-2-3-4-5-6-7-9-10}) \\ (\text{Pins C 2-3-4-5-7-8-9-12-13}) \end{array}$	-	1.0	μΑ

NOTES: See Page 25.



ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	LINIT
		UTMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
24 to 28	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{\rm HL} = 0.3V, V_{\rm HH} = 1.5V$ $I_{\rm OL} = 20\mu A$ $V_{\rm DD} = 2.0V, V_{\rm SS} = 0V$ $(\rm Pins \ D/F \ 11-12-13-14-15)$ $(\rm Pins \ C \ 14-15-17-18-19)$	-	0.1	V
29 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $l_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	-	0.1	V
34 to 38	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	0.1	V
39 to 43	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	-	0.4	V
44 to 48	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$\begin{array}{l} V_{IL} = 1.2V,  V_{IH} = 4.2V \\ I_{OL} = 5.2mA \\ V_{DD} = 6.0V,  V_{SS} = 0V \\ (Pins  D/F  11\text{-}12\text{-}13\text{-}14\text{-}15) \\ (Pins C  14\text{-}15\text{-}17\text{-}18\text{-}19) \end{array}$	-	0.4	V
49 to 53	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V,  V_{IH} = 1.5V \\ I_{OH} = -20\mu A \\ V_{DD} = 2.0V,  V_{SS} = 0V \\ (Pins  D/F  11-12-13-14-15) \\ (Pins  C  14-15-17-18-19) \end{array}$	1.9	-	V
54 to 58	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ l_{OH} = -20\mu A \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pins  D/F  11\text{-}12\text{-}13\text{-}14\text{-}15) \\ (Pins C  14\text{-}15\text{-}17\text{-}18\text{-}19) \end{array}$	4.4	-	V
59 to 63	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2V,  V_{IH} = 4.2V \\ l_{OH} = -20 \mu A \\ V_{DD} = 6.0V,  V_{SS} = 0V \\ (Pins  D/F  11-12-13-14-15) \\ (Pins  C  14-15-17-18-19) \end{array}$	5.9	-	V

NOTES: See Page 25.



ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	NO. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
64 to 68	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	3.7	~	V
69 to 73	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	5.2	-	V
76 to 84	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(h)	$\begin{split} I_{IN} & (\text{Under Test}) = -0.1\text{mA} \\ V_{DD} = & \text{Open}, V_{SS} = 0\text{V} \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-3-4-5-6-7-9-10}) \\ & (\text{Pins C 2-3-4-5-7-8-9-12-13}) \end{split}$	-0.1	- 1.2	V
85 to 93	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$\begin{array}{l} {\sf I}_{\sf IN} \mbox{ (Under Test)} = 0.1 m {\sf A} \\ {\sf V}_{\sf DD} = 0 {\sf V},  {\sf V}_{\sf SS} = {\sf Open}, \\ {\sf All \mbox{ Other Pins Open} } \\ ({\sf Pins \mbox{ D/F } 1-2-3-4-5-6-7-9-10}) \\ ({\sf Pins \mbox{ C } 2-3-4-5-7-8-9-12-13}) \end{array}$	0.1	1.2	V

NOTES: See Page 24.



PAGE 29

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN	INPUTS					OUTPUTS			PACKAGE	D.C. SUPPLY							
NO.	1 2	2 3	3 4	4 5	5 7	6 8	7 9	9 12	10 13	11 14	12 15	13 17	14 18	15 19	DIL, FP CCP	8 10	16 20
1	1	0	1	1	1	1	1	0	1			OPE	EN	~~~~~		V <sub>ŞS</sub>	V <sub>DD</sub>
2	0		1	1	1	1	0	1	0			OPE	EN			.↓	*

#### NOTES

Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , f = Transition Low to High.


FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



### **NOTES**


1. Each input to be tested separately






# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL



### FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL




#### **NOTES**

- 1. V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OL</sub>.
- 2. Each output to be tested separately.


#### <u>NOTES</u>


- 1. V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>.
- 2. Each output to be tested separately.

### FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL




#### FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL






### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(h) - INPUT CLAMP VOLTAGE



NOTES 1. Each input to be tested separately.




**NOTES** 1. Each input to be tested separately. 2. f = 100KHz to 1MHz,




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS




#### **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_f$  and  $t_f \le 6ns$ , f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ . 2.  $C_L = 50pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME (CONTINUED)



### NOTES: See Page 32.

#### **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 120	nA
6 to 14	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	±20	nA
15 to 23	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	nA
39 to 43	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	±0.026	V
64 to 68	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	V
74	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2 ,	±0.3	V
75	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V



# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	V <sub>OUT</sub>	Open or V <sub>SS</sub>	-
3	Inputs - (Pins D/F 1-2-3-4-5-6-7-9-10) (Pins C 2-3-4-5-7-8-9-12-13)	V <sub>IN</sub>	V <sub>SS</sub>	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

# <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$ min. to  $10k\Omega$  max.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)	Vout	Open or V <sub>DD</sub>	-
3	Inputs - (Pins D/F 1-2-3-4-5-6-7-9-10) (Pins C 2-3-4-5-7-8-9-12-13)	V <sub>IN</sub>	V <sub>DD</sub>	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

#### **NOTES**

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST


NO.	CHARACTE	RISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature		Tamb	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 11-12-13-14-15) (Pins C 14-15-17-18-19)		Vout	V <sub>DD</sub>	V
3	Inputs - (Pins D/F 1-3-4-5-6-7-9-10) (Pins C 2-4-5-7-8-9-12-13)		V <sub>IN</sub>	V <sub>DD</sub>	V
4	Input - (Pin D/F 2) (Pin C 3)		V <sub>IN</sub>	V <sub>GEN</sub>	Vac
5	Pulse Voltage		V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
6	Pulse Frequency Square	e Wave	f	100k ±10% 50 ± 15% Duty Cycle t <sub>r</sub> = t <sub>f</sub> ≤ 400ns	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)		V <sub>DD</sub>	6.0( + 0-0.5)	V
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	•	V <sub>SS</sub>	0	V

# NOTES

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max. 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.




#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.


# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \,^{\circ}C.$ 

#### 4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

#### 4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



ISSUE 1


PAGE 39

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING


r	r	γ	î	r		******		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	0.01
1	Functional Test 1	~	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	- -	-	~	-
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±0.12	-	0.4	μА
6 to 14	Input Current Low Level	l <u>ı</u> L	As per Table 2	As per Table 2	±20	-	-50	nA
15 to 23	Input Current High Level	ΙΗ	As per Table 2	As per Table 2	±20	~	50	nA
39 to 43	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	±0.026	-	0.26	V
44 to 48	Output Voltage Low Level 5	V <sub>OL5</sub>	As per Table 2	As per Table 2	±0.026	u	0.26	V
64 to 68	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	3.98	u	V
69 to 73	Output Voltage High Level 5	V <sub>OH5</sub>	As per Table 2	As per Table 2	±0.2	5.48	~	V
74	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	~ 0.45	- 1.45	V
75	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	0.45	1.35	V

### **NOTES**

1. The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



### FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



# <u>NOTES</u>

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



ISSUE 1

# TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE	ABSOLUTE		UNIT
		0	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
4 to 5	Quiescent Current	lad	As per Table 2	As per Table 2	-	~	40	μΑ
74	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.6	-0.4	-1.5	V
75	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.6	0.4	1.4	V



# APPENDIX 'A'

# Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



PAGE 43

### APPENDIX 'B'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.