

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL BUS BUFFERS WITH INVERTED 3-STATE OUTPUTS, BASED ON TYPE 54HCT240 ESCC Detail Specification No. 9401/045

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 42

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS OCTAL BUS BUFFERS

WITH INVERTED 3-STATE OUTPUTS,

BASED ON TYPE 54HCT240

ESA/SCC Detail Specification No. 9401/045

space components coordination group

		Approved by			
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 1	September 1992	Tomment	tak Untop		
Revision 'A'	March 1994	Pamments	Jan Leito		
Revision 'B'	March 2002	71.780	A		



Rev. 'B'


PAGE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
'A'	Mar. '94	P1. Cover page P2. DCN P6. Table 1(a) Table 1(b) P18. Para. 4.4.2 P34. Table 5(c) P40. Table 7	Lead Material and/or Finish amended Note 1 amended Lead Finish, Types amended Nos. 3 and 4, Conditions and Units amended No. 62, Absolute Limits amended	None None 221050 23641 221050 23641 221107
'Β'	Mar. '02	 P1. Cover page P2. DCN P4. T of C P5. Para. 1.3 P6. Table 1(a) P9. Figure 2(c) P13. Notes to Figures P13A. Figure 2(g) P14. Figure 3(a) P18. Para. 4.3.2 Para. 4.4.2 Para. 4.5.2 P42. Appendix 'B' 	Appendix 'B', Manufacturer change New sentence added New Variants 10 and 11 added In the drawing, Pin 20 location corrected Title amended to read 2(e) to 2(g) Note 9 text amended to include SO New Figure added Sub-title amended to include SO Text amended to include SO New sentence inserted after 'No. 23500' Text amended to include SO packages Manufacturer reference changed New deviations added	None 221603 221603 221561 221561 221561 221561 221561 221561 221603 221603 221603
		-		- - -

	ESA/SCC Detail Specification No. 9401/045		PAGE ISSUE	3 1
	TABLE OF CONTENTS			D
1.	GENERAL			Page 5
1.1	Scope			5
1.2	Component Type Variants			5
1.3 1.4	Maximum Ratings			5
1.4	Parameter Derating Information Physical Dimensions			5
1.6	Pin Assignment			5
1.7	Truth Table			5 5
1.8	Circuit Schematic			5
1.9	Functional Diagram			5
1.10	Handling Precautions			5
1.11	Input and Output Protection Networks			5
2.	APPLICABLE DOCUMENTS			17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS			17
4.	REQUIREMENTS			17
4.1	General			17
4.2	Deviations from Generic Specification			17
4.2.1	Deviations from Special In-process Controls			17
4.2.2	Deviations from Final Production Tests			17
4.2.3	Deviations from Burn-in Tests			17
4.2.4 4.2.5	Deviations from Qualification Tests			17
4.3	Deviations from Lot Acceptance Tests Mechanical Requirements			18
4.3.1	Dimension Check			18
4.3.2	Weight			18
4.4	Materials and Finishes			18
4.4.1	Case			18 18
4.4.2	Lead Material and Finish			18
4.5	Marking			18
4.5.1	General			18
4.5.2	Lead Identification			18
4.5.3	The SCC Component Number			19
4.5.4	Traceability Information			19
4.6	Electrical Measurements			19
4.6.1	Electrical Measurements at Room Temperature			19
4 <i>.</i> 6.2 4.6.3	Electrical Measurements at High and Low Temperatures			19
4.8.3	Circuits for Electrical Measurements Burn-in Tests			19
4.7	Parameter Drift Values			19
4.7.2	Conditions for H.T.R.B. and Power Burn-in			19
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in			19 19
4.8	Environmental and Endurance Tests		v - 499 v	19 37
4,8.1	Electrical Measurements on Completion of Environmental Tests	~ •		37
4.8.2	Electrical Measurements at Intermediate Points during Endurance Test	S	-	37
4.8.3	Electrical Measurements on Completion of Endurance Tests	,	-	37
4.8.4	Conditions for Operating Life Tests			37
4.8.5	Electrical Circuits for Operating Life Tests		-	37
4.8.6	Conditions for High Temperature Storage Test			37

	see /	ESA/SCC Detail Specification No. 9401/045	Rev. 'B'	PAGE ISSUE	4	
4.9 4.9.1 4.9.2 4.9.3 <u>TABLE</u>	Total Dose Irradiation T Application Bias Conditions Electrical Measurement	-			Page 37 37 37 37 37	
1 (a) 1 (b) 2 3 4 5(a) 5(b) 5(c) 6 7	 1(b) Maximum Ratings 2 Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters 3 Electrical Measurements at High and Low Temperatures 4 Parameter Drift Values 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Power Burn-in and Operating Life Test 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing 					
1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6	 Physical Dimensions Pin Assignment Truth Table Circuit Schematic Circuit Schematic Functional Diagram Input and Output Protection Networks Circuits for Electrical Measurements Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels Electrical Circuit for Power Burn-in and Operating Life Test Bias Conditions for Irradiation Testing 					
<u>APPEN</u> 'A' 'B'		<u>cific Manufacturers only)</u> FOR TEXAS INSTRUMENTS (F) FOR STMICROELECTRONICS (F)			41 42	



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Octal Bus Buffer, with inverted 3-State Outputs, based on Type 54HCT240. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'B'

6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	385	mW	Note 4
5	Supply Current	IDDop	70	mA	
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

<u>NOTES</u>

- 1. Device is functional for $4.5V \le V_{DD} \le 5.5V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 35 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (70mA) x 5.5V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 8. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.



FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 20-PIN








FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN






SYMBOL	MILLIM	NOTES		
STMBOL	MIN	MAX	NOTES	
Á	2.10	2.72	**********	
a1	3.0	3.70		
a2	0.63	1.14	3	
В	1 93	2.39		
b	0.40	0.50	8	
b1	0.20	0.30	8	
D	25.14	25.65		
E	7.36	7.87		
е	2.54 T	YPICAL	6, 9	
e1	22.73	22.99		
e2	7.62	8.12		
F	- 7.11	7.62		
1	-	3.86	~ -	
К	11.30	11.56		
l	- 1.27 TY	PICAL	8 [′]	



PAGE 9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)









FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)










FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL





SYMBOL	MILLIM	NOTES	
Official	MIN	MAX	NOTES
A	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0 56	0 71	8
G	1.27 T	'PICAL	5, 9
Н	1:63	2 54	'

موج م



PAGE 13

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.

7. Applies to all 4 corners.

- 8. All leads or terminals.
- 9. 18 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when a is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




No. 9202/072

PAGE 13A

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



1.27 TYPICAL-

9.00 TYPICAL

4.31 TYPICAL

0.48

0.90

10.65

0.43

0.38

0.60

10

0.33

NOTES: See Page 13.

F

G

Η

K

L

М

Ν

5, 9

8

8




FIGURE 3(b) - TRUTH TABLE (EACH BUFFER)

INP	JTS	OUTPUT
Ğ	А	1Y
L L H	H L X	L H Z

- NOTES 1. Logic Level Definitions: L = Low Level, H = High Level, Z-= High Impedance, X = Irrelevant.





ب. مرح No. 9401/045

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM





.

-



2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

4. <u>REQUIREMENTS</u>

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.


Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 Deviations from Final Production Tests (Chart II) None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 Deviations from Qualification Tests (Chart IV) None.

. .



4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>940104501 BF</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5)$ °C and -55 (+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 <u>BURN-IN TESTS</u>

مر م

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ESA/SCC Detail Specification

No. 9401/045

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	<u> </u>							
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	11TS	UNIT
			883		C = CCP	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3 to 6	Quiescent Current 1	IDD1	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	0.4	Αц
7 to 8	Quiescent Current 2	I _{DD2}	3005	4(a)	$V_{IN(2A1)} = 2.4V \text{ or } 0.5V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	2.4	mA
9 to 18	Input Current Low Level	I _{IL}	3009	4(b)		-	-50	nA
19 to 28	Input Current High Level	Ϊн	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5.5V, V_{SS} = 0V (Pins 1-2-4-6-8-11-13-15- 17-19)	-	50	nA

NOTES: See Page 22.

. -



ESA/SCC Detail Specification

No. 9401/045

PAGE 21

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LI	MÍTS	LINUT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
29 to 36	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: $V_{IN} = 2.0V$ $V_{IN(\overline{G})} = 0.8V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.1	V
37 to 44	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: $V_{IN} = 2.0V$ $V_{IN}(\overline{G}) = 0.8V$ $I_{OL} = 6.0mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.26	V
45 to 52	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 0.8V$ $V_{IN(\overline{G})} = 0.8V$ $I_{OH} = -20\mu A$ All other inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	4.4	-	V
53 to 60	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 0.8V$ $V_{IN(\overline{G})} = 0.8V$ $I_{OH} = -6.0mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 45V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	3.98	-	V
61	Threshold Voltage N-Channel	V _{THN}	-	4(f)	$1\overline{G}$ Input at Ground All Other Inputs: V _{IN} = 5.0V V _{DD} = 5.0V, I _{SS} = -10 μ A (Pin 10)	-0.25	-1.45	V
62	Threshold Voltage P-Channel	V _{THP}			$1\overline{G}$ Input at Ground All Other Inputs: $V_{IN} = -5.0Vdc$ $V_{SS} = -5.0V, I_{DD} = 10\mu A$ (Pin 20)	0 45	. 1.85	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
63 to 72	Input Clamp Voltage (to V _{SS})	V _{IC1}	•	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins 1-2-4-6-8-11-13-15- 17-19)	-0.4	-0.9	V
73 to 82	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open, All Other Pins Open (Pins 1-2-4-6-8-11-13-15- 17-19)	0.4	0.9	V
83 to 90	Output Leakage Current Third State (Low Level Applied)	l _{OZL}	3006	4(i)	$V_{IN(\overline{G})} = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	-0.5	μA
91 to 98	Output Leakage Current Third State (High Level Applied)	Іогн	3006	4(i)	$V_{IN(G)} = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	05	μA

NOTES

-....

- 1. Maximum time to output comparator strobe 30µs.
- Test each appropriate pattern of Figure 4(a).
 Guaranteed but not tested.
- 4. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
		5 TMBOL	MIL-STD 883	FIG	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
99 to 108	Input Capacitance	C _{IN}	3012	4(j)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0V$ Note 3 (Pins 1-2-4-6-8-11-13-15- 17-19)	-	10	рF
109	Propagation Delay Low to High (1A1 to 1Y1)	tplh	3003	4(k)	$\begin{array}{l} Buffer Under Test: \\ V_{IN} = Pulse Generator \\ V_{IN(1G)} = 0.8V \\ V_{IN} (Remaining Inputs) \\ = 0V \\ V_{DD} = 4.5V, V_{SS} = 0V \\ Note 4 \\ \underline{Pins} \\ 2 \text{ to } 18 \end{array}$	-	35	ns
110	Propagation Delay High to Low (1A1 to 1Y1)	tPHL	3003	4(k)	Buffer Under Test: $V_{IN} =$ Pulse Generator $V_{IN(1G)} = 0.8V$ V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 4 <u>Pins</u> 2 to 18	-	35	ns
111	Transition Time Low to High	t _{⊺LH}	3004	4(k)	Buffer Under Test: V_{IN} = Pulse Generator $V_{IN(1G)}$ = 0.8V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = 0V Note 4 (Pin 18)	-	12	ns
112	Transition Time High to Low	t _{fHL}	3004	4(k)	Buffer Under Test: $V_{IN} =$ Pulse Generator $V_{IN(1G)} = 0.8V$ V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 4 (Pin 18)	-	12	ns

--

NOTES: See Page 22.

.

-



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
	of in the remotion	UTIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
113	Output Enable Time High Impedance to Low Output (2G to 2Y1)	tpzi.	3003	4(k)	$V_{IN(2\overline{G})} = Pulse Generator$ $V_{IN(2A1)} = 2.0V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 4 $Pins$ 19 to 9	-	35	ns
114	Output Enable Time High Impedance to High Output (2G to 2Y1)	tрzн	3003	4(k)	$V_{IN(2G)} = Pulse GeneratorV_{IN(2A1)} = 0.8VV_{IN} (Remaining Inputs)= 0VV_{DD} = 4.5V, V_{SS} = 0VNote 4Pins19 to 9$		35	ns
115	Output Disable Time Low Output to High Impedance (2G to 2Y1)	t _{PLZ}	3003	4(k)	$V_{IN(2G)} = Pulse GeneratorV_{IN(2A1)} = 2.0VV_{IN} (Remaining Inputs)= 0VV_{DD} = 4.5V, V_{SS} = 0VNote 4Pins19 to 9$	-	47	ns
116	Output Disable Time High Output to High Impedance (2G to 2Y1)	tрнz	3003	4(k)	$V_{IN(2G)} = Pulse Generator$ $V_{IN(2A1)} = 0.8V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4 5V, V_{SS} = 0V$ Note 4 $\frac{Pins}{19 \text{ to } 9}$	-	47	ns

NOTES See Page 22.

بہ مرج .

. .

~ **~**

. -

· •



ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT - µA mA
110.		5 TMDUL	MIL-STD 883	FIG	D/F = DIP AND FP C = CCP	LINITS MIN MAX - - - - - 8.0 - 8.0 - 3.0 - -1.0 - 1.0	UNH	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V, V_{IH} = 2.0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ $t_1 = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	~
3 to 6	Quiescent Current 1	IDD1	3005	4(a)	$V_{IL} = 0V, V_{IH} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	8.0	μА
7 to 8	Quiescent Current 2	IDD2	3005	4(a)	$V_{IN(2A1)} = 2.4V \text{ or } 0.5V$ V_{IN} (Remaining Inputs) = 0V $V_{DD} = 5.5V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	3.0	mA
9 to 18	Input Current Low Level	l _{iL}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pins 1-2-4-6-8-11-13-15- 17-19)	~	-1.0	μA
19 to 28	Input Current High Level	lι _Η	3010	4(c)	V_{IN} (Under Test) = 5.5V V_{IN} (Remaining Inputs) = 0V V_{DD} = 5 5V, V_{SS} = 0V (Pins 1-2-4-6-8-11-13-15- 17-19)	-	1.0	μА



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	MITS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
29 to 36	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: $V_{IN} = 2.0V$ $V_{IN(\overline{G})} = 0.8V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.1	V
37 to 44	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: $V_{IN} = 2.0V$ $V_{IN(\overline{G})} = 0.8V$ $I_{OL} = 6.0mA$ All other Inputs. $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.4	V
45 to 52	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 0.8V$ $V_{IN(\overline{G})} = 0.8V$ $I_{OH} = -20\mu A$ All other Inputs. $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	4.4	-	V
53 to 60	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 0.8V$ $V_{IN(\overline{G})} = 0.8V$ $I_{OH} = -6 \text{ OmA}$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	3.7	-	V
63 to 72	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	$I_{IN} \text{ (Under Test)} = -0.1\text{mA}$ $V_{DD} = \text{ Open, } V_{SS} = 0\text{V}$ All Other Pins Open (Pins 1-2-4-6-8-11-13-15- 17-19)	-0.1	-1.2	V
73 to_ 82**	Input ClampVoltage (to V _{DD})	V _{IC2}	e -		I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open, All Other Pins Open (Pins 1-2-4-6-8-11-13-15- 17-19)	0.1	- 1.2	V



PAGE 27

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		5 MBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
83 to 90	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)	$V_{IN(\overline{G})} = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	-10	μА
91 to 98	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$V_{IN(\overline{G})} = 5.5V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 5.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	10	μΑ

NOTES: See Page 22.

-- - - -



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN			·····	.	INP	UTS								OUT	PUTS	3			D.(D.C. SUPPLY	
NO.	1	2	4	6	8	11	13	15	17	19	3	5	7	9	12	14	16	18	10		20
1	0	0	0	0	0	0	0	0	0	0		OPEN					Vs	 S	V _{DD}		
2	0	1	1	1	1	1	1	1	1	0	OPEN										
3	1	1	1	1	1	0	0	0	0	0		OPEN									
4	0	0	0	0	0	1	1	1	1	1				OPE	EN						
5	0	0	0	0	0	н	0	0	0 :	0				OPE	EN						
6	0	0	0	0	0	L	0	0	0	0				OPE	N						


NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: For Patterns 1 to 4, $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$. For Patterns 5 to 6, $0 = V_{IL} = V_{SS}$, H = 2.4V, L = 0.5V.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




NOTES

1. Each input to be tested separately.

NOTES

1. G inputs at 5.5V

2. Each output to be tested separately.



NOTES 1. Each input to be tested separately. 2. f = 100KHz to 1MHz.




FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




FIGURE 4 (k) - PROPAGATION DELAY AND TRANSITION TIME

NOTES

- 1. Pulse Generator: $V_p = 0$ to V_{DD} , t_i and t_i ≤ 6 ns, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



--مربع No. 9401/045

PAGE 32

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

		T	T	T	·····	
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 6	Quiescent Current 1	I _{DD1}	As per Table 2	As per Table 2	± 120	nA
7 to 8	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	±0.6	mA
9 to 18	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	±20	nA
19 to 28	Input Current High Level	lιH	As per Table 2	As per Table 2	± 20	nA
37 to 44	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	± 0.026	V
53 to 60	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	± 0.2	V
61	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
62	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

~~

-



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 3-5-7-9-12-14-16-18)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins 1-2-4-6-8-11-13-15-17-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+ 0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

<u>NOTES</u>

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 3-5-7-9-12-14-16-18)	V _{OUT}	Open or V _{DD}	-
3	Inputs - (Pins 1-2-4-6-8-11-13-15-17-19)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+ 0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

--• • •

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

. .

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max



TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 3-5-7-9-12-14-16-18)	V _{OUT}	V _{DD}	V
3	Inputs - (Pins 1-19)	V _{IN}	V _{SS}	V
4	Inputs - (Pins 2-4-6-8-11-13-15-17)	V _{IN}	V _{GEN}	Vac
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	$100k \pm 10\%$ 50 ± 15% Duty Cycle $t_r = t_f \le 400ns$	Hz
7	Positive Supply Voltage (Pin 20)	V _{DD}	5.5(+ 0-0.5)	V
8	Negative Supply Voltage (Pin 10)	V _{SS}	0	V

<u>NOTES</u>

مہ مرج

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS






-- 250 No. 9401/045

÷. .

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST





4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4 9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC	DLUTE	UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	-		-	~
2	Functional Test 2	-	As per Table 2	As per Table 2	~	-	~	-
3 to 6	Quiescent Current 1	I _{DD1}	As per Table 2	As per Table 2	±0 12	:	0.4	μА
7 to 8	Quiescent Current 2	I _{DD2}	As per Table 2	As per Table 2	±0.6	<u>-</u>	2.4	mA
9 to 18	Input Current Low Level	h _{lL}	As per Table 2	As per Table 2	± 20	-	-50	nA
19 to 28	Input Current High Level	l _{i H}	As per Table 2	As per Table 2	± 20	~	50	nA
37 to 44	Oulput Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	± 0.026	~	0.26	V
53 to 60	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	±0.2	3.98	-	V
61	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±03	-0.25	-1.45	V
62	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	0.45	1.85	V
83 to 90	Output Leakage Current Third State (Low Level Applied)	lozl	As per Table 2	As per Table 2	±0.2		~ 0.5	μA
91 to 98	Output Leakage Current Third State (High Level Applied)	I _{OZH}	As per Table 2	As per Table 2	± 0.2	-	0.5	µА

<u>NOTES</u>

 The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.

.





FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



--

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

-- ,-



ب مربع Rev. 'A'

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
						MIN	MAX	UNIT
3 to 6	Quiescent Current 1	IDD1	As per Table 2	As per Table 2	-	-	40	μА
61	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.6	-0.2	-1.5	V
62	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.6	0.7	2.2	V

÷ -

~



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go- tests and presented in histogram form is required.





ىت مرب Rev. 'B'

* ~ *

~

PAGE 42

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS			
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL- STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			