

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS 3-LINE TO 8-LINE

DECODERS/DEMULTIPLEXERS

WITH ADDRESS LATCHES,

BASED ON TYPE 54HC237

ESCC Detail Specification No. 9205/021

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 43

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS 3-LINE TO 8-LINE

DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES,

BASED ON TYPE 54HC237

ESA/SCC Detail Specification No. 9205/021

space components coordination group

lssue/Rev. Date		Approved by		
	SCCG Chairman	ESA Director General or his Deputy		
Issue 1	September 1992	Proments	the toto	
Revision 'A'	June 1994	Tomacents	Las lut	
Revision 'B'	June 1995	Tonoments	(Hann	
Revision 'C'	December 2001	7.702	C-A	



Rev. 'C'

PAGE

2


DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	June '94	Cover Page. DCN P6. Table 1(a) : Lead Material and/or Finish amended. : Variants 10 and 11 added. P12A. Figure 2(g) : Figure added. P13. Notes : Title amended to include "2(g)". : Note 13 added. P18. Para. 4.4.2 : Lead Finish, Types amended.	None None 221050 22988 22988 22988 22988 22988 22988 221050
'B'	June '95	P1. Cover Page P2. DCN P12A. Figure 2(g) : In the table, dimensions A and B min. amended	None None 221256
,C,	Dec. '01	 P1. Cover page P2. DCN P4. T of C Appendix 'B', Manufacturer change P5. Para 1.3 New sentence added P6. Table 1(a) New Variants 12 and 13 added P7. Figure 2(a) Side Elevation corrected Dimension 'C' arnended P3. Notes to Figures Title amended to read 2(a) to 2(h) Note 9 text amended to include SO P13A. Figure 2(h) New Sentence inserted after 'No. 23500' Para 4.3.2 Text amended to include SO Para 4.4.2 New sentence inserted after 'No. 23500' Para 4.5.2 Text amended to include SO Para 4.5.2 Text amended to include SO packages P43. Appendix 'B' Manufacturer reference changed New deviations added 	None 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221603 221603

	300	ESA/SCC Detail Specification No. 9205/021		PAGE ISSUE	3 1	
		TABLE OF CONTENTS			Page	
1. <u>GEN</u>	GENERAL					
1.3 Maximula 1.4 Parar 1.5 Physic 1.6 Pin A 1.7 Truth 1.8 Circu 1.9 Funct 1.10 Hand	conent Type Varia num Ratings neter Derating Info ical Dimensions ssignment Table it Schematic tional Diagram ling Precautions	ormation			5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
	and Output Protect				5 17	
**********	APPLICABLE DOCUMENTS TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS					
	REQUIREMENTS				17 17	
4.2.1 Devia 4.2.2 Devia 4.2.3 Devia 4.2.4 Devia 4.2.5 Devia 4.2.6 Devia 4.2.7 Devia 4.2.4 Devia 4.2.5 Devia 4.2.4 Devia 4.2.5 Devia 4.2.4 Devia 4.2.5 Devia 4.3 Mech 4.3.1 Dime 4.3.2 Weigl 4.4 Mater 4.3.2 Weigl 4.4 Mater 4.4.1 Case 4.4.2 Lead 4.5 Marki 4.5.1 Gene 4.5.2 Lead 4.5.3 The S 4.5.4 Trace 4.5.3 The S 4.5.4 Trace 4.6.1 Electr 4.6.2 Electr 4.6.3 Circui 4.7 Burn- 4.7.3 Electr 4.8.1	tions from Generic tions from Specia tions from Final P tions from Burn-in tions from Qualific tions from Lot Acc anical Requirement nsion Check nt ials and Finishes Material and Finish ng ral Identification GCC Component N ability Information ical Measurement ical Measurement ical Measurement ical Measurement ical Circuits for H. pomental and End ical Measurement ical Measurement	In-process Controls roduction Tests Tests ation Tests ceptance Tests its h lumber s s at Room Temperature s at High and Low Temperatures easurements and Power Burn-in T.R.B. and Power Burn-in urance Tests s on Completion of Environmental Tests s at Intermediate Points during Endurance s on Completion of Endurance Tests J Life Tests	Tests		17 17 17 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18	

200000000000000000000000000000000000000					
	see F	ESA/SCC Detail Specification No. 9205/021	Rev. 'C'	PAGE ISSUE	4
4.9 4.9.1 4.9.2 4.9.3 <u>TABLE</u>	Total Dose Irradiation To Application Bias Conditions Electrical Measurements				<u>Page</u> 38 38 38 38 38
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 6 7 FIGUR	Electrical Measurements Electrical Measurements Parameter Drift Values Conditions for Burn-in H Conditions for Burn-in H Conditions for Power Bu Electrical Measurements at Intermediate Points a Electrical Measurements	a at Room Temperature - d.c. Parameters a at Room Temperature - a.c. Parameters a at High and Low Temperatures ligh Temperature Reverse Bias, N-Channe ligh Temperature Reverse Bias, P-Channe urn-in and Operating Life Test a on Completion of Environmental Tests a and on Completion of Endurance Testing a During and on Completion of Irradiation	els els ind		6 20 24 26 33 34 34 35 39 41
1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protec Circuits for Electrical Me Electrical Circuit for Bur Electrical Circuit for Bur Electrical Circuit for Pov Bias Conditions for Irrad	pasurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C ver Burn-in and Operating Life Test iation Testing	Channels Channels		7 14 15 15 15 16 29 36 36 37 40
<u>APPEN</u> 'A' 'B'		<u>cific Manufacturers only)</u> FOR TEXAS INSTRUMENTS (F) FOR STMICROELECTRONICS (F)			42 43

•



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 3-Line to 8-Line Decoder/Demultiplexer with Address Latches, having fully buffered outputs, based on Type 54HC237. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u>

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



ISSUE 1

6

PAGE

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	VOUT	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	300	mW	Note 4
5	Supply Current	I _{DDop}	50	mA	***************************************
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

<u>NOTES</u>

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 25 \text{mA}$.
- 4. The maximum device dissipation is determined by IDDop max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.

-





FIGURE 2 - PHYSICAL DIMENSIONS



SYMBOL	MILLIMETRES		NOTEO
STMBOL	MIN	MAX	- NOTES
A	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
D	0.10	0.15	8
E	8.76	9.01	
F	1.27 T	1.27 TYPICAL	
G	0.38	0.48	5, 9 8
Н	6.0	-	8
L	18.75	22.0	
М	0.33	0.43	
N	4.31 TYPICAL		



62 F


Е

8

<u>____b1</u>

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN







ISSUE 1

9

PAGE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTEO
3 TMBOL	MIN	MAX	NOTES
A	1.27	2.03	
b	0.38	0.56	8
C	0.08	0.23	8
D	9.42	10.16	4
E	6.27	7.24	
E1	רד 7.00	7.00 TYPICAL	
e	1.27 T	PICAL	5, 9
L	7.87	8.89	8
L1	23.88	24.38	
Q	0.51	1.02	2
S	0.25	0.64	7




FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 16-PIN








FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





SYMBOL	MILLIM	ETRES	NOTES
01111002	MIN	MAX	NOTES
А	8.69	9.09	
В	7.80	9.09	
С	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	,




ISSUE 1

PAGE 12A

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	MILLIMETRES	
	MIN	MAX	NOTES
A	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
К	10.90	12.10	
l	1.14	1.50	8



Rev. 'C'

PAGE 13

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(h) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.


- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.




PAGE 13A

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(h) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN






SYMBOL	SYMBOL		NOTEO
UNNDUL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TYPICAL		5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	

Booococococococococococococococococococ	***************************************			****	
C	300	ESA/SCC Detail Specification No. 9205/021	Rev. 'C'	PAGE ISSUE	

FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND D	UAL	<u>-IN-I</u>	INE	то	CHIF	<u>P CA</u>	RRIE	R PIN	I ASS	IGNN	<u>1ENT</u>						
FLAT PACKAGE AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20	



FIGURE 3(b) - TRUTH TABLE

	INPUTS							55555555555555555555555555555555555555				2277.5456555555555555555555555555555555555	
l	ENABLE	• •		SELECT	r				Ουτι	PUTS			
ĜĹ	G2	G1	с	В	A	YO	Y1	¥2,	Y3	Υ4	¥5	Y6	¥7
X	х	L	Х	Х	Х	L	L	L	L	L	L	L	L
Х	н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
L	L	Н	L	L	L	н	L	L	L	L	L	L	L
L	L	н	L	L.	н	L	Н	L	L	L	L	L	L
L	L	н	L	Н	L	L	L	Н	L	L	L	1	L
L	L.	Н	L	Н	н	L	L		н	L	L	L	L
L	L	Н	Н	L	L	L	L	L	L	Н	L	L	L
L	L	н	Н	L	н	L	L	L	L	L	н	L	L
L	L	н	Н	н	L	L	L	L	L	L	L	н	L
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	н
Н	L	Н	x	x	x	OUTPUT CORRESPONDING TO STORED ADDRESS, H; ALL OTHERS, L							SS,


NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.

FIGURE 3(c) - CIRCUIT SCHEMATIC


Not applicable.


FIGURE 3(d) - FUNCTIONAL DIAGRAM



<u>NOTES</u>

1. Pin numbers shown are for DIP and FP.





VARIANTS 06 TO 09



2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. <u>TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS</u>

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V_{IC} = Input Clamp Voltage.
- lic = Input Clamp Diode Current.

4. <u>REQUIREMENTS</u>

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920502101BE</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5) \circ C$ and $-55 (+5.0) \circ C$ respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift value (Δ) shall be applied before the N-channel (0 hours) and after the P-channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIⅣ	IITS	LINIT
		UTMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0 \mu s, f = 10 kHz (min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	~
4 to 5	Quiescent Current	lDD	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	0.4	μA
6 to 11	Input Current Low Level	Ι _{ΙL}	3009	4(b)		¥	-50	nA
12 to 17	Input Current High Level	Ι _{ΙΗ}	3010	4(c)		-	50	nA



ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	LINET
		OTIMOOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
18 to 25	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	-	0.1	V
26 to 33	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	-	0.1	V
34 to 41	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	-	0.1	V
42 to 49	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OL} = 4.0mA \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 7.9.10.11.12.13.14.15) \\ (Pins C 9.12.13.14.15.17.18.19) \end{array}$	-	0.26	V
50 to 57	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	~	0.26	V
58 to 65	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	1.9	-	V



PAGE 22

ISSUE 1

.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
66 to 73	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$\begin{array}{ll} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OH} = -20\mu A \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 7\text{-}9\text{-}10\text{-}11\text{-}12\text{-}13\text{-}14\text{-}15) \\ (Pins C 9\text{-}12\text{-}13\text{-}14\text{-}15\text{-}17\text{-}18\text{-}19) \end{array}$	4.4	-	V
74 to 81	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$\begin{array}{ll} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OH} = -20 \mu A \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 7\mbox{-}9\mbox{-}10\mbox{-}11\mbox{-}12\mbox{-}13\mbox{-}14\mbox{-}15\mbox{-}13\mbox{-}14\mbox{-}15\mbox{-}13\$	5.9	-	V
82 to 89	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	3.98	v	V
90 to 97	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OH} = -5.2mA \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 7.9 \text{-} 10 \text{-} 11 \text{-} 12 \text{-} 13 \text{-} 14 \text{-} 15) \\ (Pins C 9 \text{-} 12 \text{-} 13 \text{-} 14 \text{-} 15 \text{-} 17 \text{-} 18 \text{-} 19) \end{array}$	5.48	-	V
98	Threshold Voltage N-Channel	V _{THN}	-	4(f)	A Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
99	Threshold Voltage P-Channel	V _{THP}	-	4(g)	A Input at Ground All Other Inputs: $V_{IN} = -5.0Vdc$ $V_{SS} = -5.0V, I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.45	1.35	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO. CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	
100 to 105	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-6) (Pins C 2-3-4-5-7-8)	-0.4	-0.9	V
106 to 111	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$I_{IN} \text{ (Under Test)} = 0.1\text{mA}$ $V_{DD} = 0\text{V}, V_{SS} = \text{Open},$ All Other Pins Open (Pins D/F 1-2-3-4-5-6) (Pins C 2-3-4-5-7-8)	0.4	0.9	V

<u>NOTES</u>

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



PAGE 24

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	
112 to 117	Input Capacitance	CiN	3012	4(i)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0V$ Note 2 (Pins D/F 1-2-3-4-5-6) (Pins C 2-3-4-5-7-8)	-	10	pF
118	Propagation Delay Low to High, (A to Y7)	t _{PLH1}	3003	4(j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b).} \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ Note 3 \\ \underline{Pins D/F} \\ 1 \mbox{ to 7 } 2 \mbox{ to 9} \end{array}$	~	38	ns
119	Propagation Delay High to Low, (A to Y7)	tphL1	3003	4(j)		-	38	ns
120	Propagation Delay Low to High, (GL to Y7)	ţ₽ĽH5	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b) = 4.5V, V_{SS} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $Note 3$ $\frac{Pins D/F}{4 \text{ to } 7} \qquad \frac{Pins C}{5 \text{ to } 9}$	-	40	ns
121	Propagation Delay High to Low, (GL to Y7)	tphl2	3003	4(j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b)} \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ Note 3 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 4 \mbox{ to 7 } \mbox{ 5 to 9} \end{array}$	-	40	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	MIL-SID		TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
122	Propagation Delay Low to High, (G2 to Y7)	tpLH3	3003	4(j)	$\begin{array}{l} V_{\text{IN}} \; (\text{Under Test}) \\ = \; \text{Pulse Generator} \\ V_{\text{IN}} \; (\text{Remaining Inputs}) \\ = \; \text{Figure 3(b).} \\ V_{\text{DD}} \; = \; 4.5 \text{V}, \; \text{V}_{\text{SS}} \; = \; 0 \text{V} \\ \text{Note 3} \\ \underline{\text{Pins D/F}} \; \qquad \underline{\text{Pins C}} \\ \overline{5 \; \text{to 7}} \; \qquad 7 \; \text{to 9} \end{array}$	-	30	ns
123	Propagation Delay High to Low, (G2 to Y7)	tphl3	3003	4(j)	$\begin{array}{l} V_{\text{IN}} \; (\text{Under Test}) \\ = \; Pulse \; \text{Generator} \\ V_{\text{IN}} \; (\text{Remaining Inputs}) \\ = \; \text{Figure 3(b)} \\ V_{\text{DD}} \; = \; 4.5 \text{V}, \; V_{\text{SS}} \; = \; 0 \text{V} \\ \text{Note 3} \\ \underline{\text{Pins D/F}} \; \qquad \underline{\text{Pins C}} \\ 5 \; \text{to 7} \; \qquad 7 \; \text{to 9} \end{array}$	-	30	ns
124	Transition Time Low to High	t _{TLH}	3004	4(j)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pin D/F 15) (Pin C 19)	-	15	ns
125	Transition Time Hìgh to Low	^t th⊾	3004	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = 4.5V, V_{SS} = 0V$ Note 3 (Pin D/F 15) (Pin C 19)	-	15	ns



ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	IETHOD TEST (PINS UNDER TEST		IITS		
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0 \mu s, f = 10 kHz$ (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	~	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 5	Quiescent Current	IDD	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	8.0	μΑ
6 to 11	Input Current Low Level	I _{IL}	3009	4(b)		-	- 1.0	μΑ
12 to 17	Input Current High Level	ΙΗ	3010	4(c)		-	1.0	μΑ



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
		OTTIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	UNIT
18 to 25	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	-	0.1	V
26 to 33	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	-	0.1	V
34 to 41	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	-	0.1	V
42 to 49	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OL} = 4.0mA \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 7.9-10-11-12-13-14-15) \\ (Pins C 9-12-13-14-15-17-18-19) \end{array}$	-	0.4	V
50 to 57	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/C 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	~	0.4	V
58 to 65	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ I_{OH} = -20\mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (Pins D/F 7.9-10-11-12-13-14-15) \\ (Pins C 9-12-13-14-15-17-18-19) \end{array}$	1.9	-	V



ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

1	T	7	·····			****		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	AITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01111
66 to 73	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	4.4	-	V
74 to 81	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$\begin{array}{ll} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OH} = -20\mu A \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 7\text{-}9\text{-}10\text{-}11\text{-}12\text{-}13\text{-}14\text{-}15) \\ (Pins C 9\text{-}12\text{-}13\text{-}14\text{-}15\text{-}17\text{-}18\text{-}19) \end{array}$	5.9	-	V
82 to 89	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	3.7	-	V
90 to 97	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 7-9-10-11-12-13- 14-15) (Pins C 9-12-13-14-15-17- 18-19)	5.2	-	V
100 to 105	Input Clamp Voltage (to V _{SS})	VIC1	-	4(h)	$I_{IN} \text{ (Under Test)} = -0.1\text{mA}$ $V_{DD} = \text{Open, } V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 1-2-3-4-5-6) (Pins C 2-3-4-5-7-8)	- 0.1	~ 1.2	V
106 to 111	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$\begin{split} I_{IN} & (\text{Under Test}) = 0.1\text{mA} \\ V_{DD} = 0\text{V}, \ V_{SS} = \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-3-4-5-6}) \\ & (\text{Pins C 2-3-4-5-7-8}) \end{split}$	0.1	1.2	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN	INPUTS			INPUTS OUTPUTS			PACKAGE	AGE D.C. SUPPLY		
NO.	1 2	2 3	3 4	4 5	5 7	6 8	7-9-10-11-12-13-14-15 9-12-13-14-15-17-18-19	DIL, FP CCP	8 10	16 20
1	1	1	1	1	1	1	OPEN		V _{ŞS}	V _{DD}
2	0	0	0	0	0	1	OPEN		Ļ	↓ ↓

<u>NOTES</u>

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 2.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.








FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL





NOTES

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.

<u>NOTES</u>

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL




FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL




FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL






FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



NOTES 1. Each input to be tested separately.




NOTES 1. Each input to be tested separately. 2. f = 100KHz to 1MHz.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$. 2. $C_L = 50pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 120	nA
6 to 11	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	±20	nA
12 to 17	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	nA
42 to 49	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	V
82 to 89	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	V
98	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
99	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS		SYMBOL	CONDITION	UNIT
1	Ambient Te	emperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs -	(Pins D/F 7-9-10-11-12-13-14- 15) (Pins C 9-12-13-14-15-17-18- 19)	Vout	Open or V _{SS}	-
3	Inputs -	(Pins D/F 1-2-3-4-5-6) (Pins C 2-3-4-5-6-7)	V _{IN}	V _{SS}	v
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)		V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)		V _{SS}	0	V
6	Duration		t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega min$. to $10k\Omega max$.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS		SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs -	utputs - (Pins D/F 7-9-10-11-12-13-14- 15) (Pins C 9-12-13-14-15-17-18- 19)		Open or V _{DD}	-
3	Inputs -	(Pins D/F 1-2-3-4-5-6) (Pins C 2-3-4-5-6-7)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)		V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)		V _{SS}	0	V
6	Duration		t	72	Hours

<u>NOTES</u>

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.		CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient T	emperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs -	(Pins D/F 7-9-10-11-12-13-14- 15) (Pins C 9-12-13-14-15-17-18- 19)	V _{OUT}	V _{DD}	V
3	Input -	(Pin D/F 6) (Pin C 8)	V _{IN}	V _{DD}	V
4	Input -	(Pin D/F 1) (Pin C 2)	V _{IN}	V _{GEN1}	Vac
5	Input -	(Pin D/F 2) (Pin C 3)	V _{IN}	V _{GEN2}	Vac
6	Input -	(Pin D/F 3) (Pin C 4)	V _{IN}	V _{GEN3}	Vac
7	Inputs -	(Pins D/F 4-5) (Pins C 5-7)	V _{IN}	V _{SS}	V
8	Pulse Volta	age	V _{GEN}	0V to V _{DD}	Vac
9	Pulse Frequency Square Wave		f _{GEN1} f _{GEN2} f _{GEN3}	$\begin{array}{rl} 100k \pm 10\% \\ 50k \pm 10\% \\ 25k \pm 10\% \\ 50 \pm 15\% \mbox{ Duty Cycle} \\ t_r = t_f \leq 400ns \end{array}$	Hz
10	Positive Supply Voltage (Pin D/F 16) (Pin C 20)		V _{DD}	6.0(+ 0-0.5)	V
11	Negative S (Pin D/F 8) (Pin C 10)	Supply Voltage	V _{SS}	0	V

<u>NOTES</u>

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.






FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.


FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.




TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING


				~~~	CHANGE	ABSC	N MAX 		
NO.	CHARACTERISTICS		SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS (Δ) (NOTE 1)	MIN	MAX	UNIT	
1	Functional Test 1	-	As per Table 2	As per Table 2	~		-	~	
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	~	-	
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-	
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.12	-	0.4	μA	
6 to 11	Input Current Low Level	l <u>ı</u> L	As per Table 2	As per Table 2	±20	-	-50	nA	
12 to 17	Input Current High Level	ΙIH	As per Table 2	As per Table 2	±20	-	50	nA	
42 to 49	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	-	0.26	V	
50 to 57	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026	~	0.26	V	
82 to 89	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	3.98	-	V	
90 to 97	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	±0.2	5.48	-	V	
98	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	- 0.45	- 1.45	V	
99	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	0.45	1.35	V	

#### **NOTES**

1. The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



### FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



#### **NOTES**

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



# TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE	ABSC	LUTE	UNIT
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
4 to 5	Quiescent Current	aal	As per Table 2	As per Table 2	-	~	40	μА
98	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.6	- 0.4	-1.5	V
99	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.6	0.4	1.4	V



,

### APPENDIX 'A'

### Page 1 of 1

### AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS	
	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.	



PAGE 43

### APPENDIX 'B'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.				
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				
Para. 4.2.5 Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The ter limits of MIL-STD-883, Para. 4.5.8(c) may be used.					