

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 4-TO-16 LINE DECODERS/DEMULTIPLEXERS WITH INVERTED OUTPUTS, BASED ON TYPE 54HC154 ESCC Detail Specification No. 9205/023

# ISSUE 1 October 2002





# **ESCC Detail Specification**

PAGE	ii
ISSUE	1

# **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 43

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 4-TO-16 LINE

DECODERS/DEMULTIPLEXERS

WITH INVERTED OUTPUTS,

**BASED ON TYPE 54HC154** 

ESA/SCC Detail Specification No. 9205/023



# space components coordination group

		Approved by		
	Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
·	Issue 1	August 1992	Tommers :	J. Valer
	Revision 'A'	May 1994	Tomomento	7. Luh
	Revision 'B'	February 2002	71.180	Agon



Rev. 'B'

PAGE 2

ISSUE 1

# **DOCUMENTATION CHANGE NOTICE**

	SOCOMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
'A'	May '94	Cover Page DCN P6. Table 1(a) : Lead Material and/or Finish amended. P19. Para. 4.4.2 : Lead Finish, Types amended.	None None 221050 221050	
'B'	Feb. '02	P1. Cover Page : P2. DCN : P4. T of C : Appendix B, Manufacturer change P5. Para. 1.3 : New sentence added P6. Table 1(a) : New Variants 10 and 11 added P9. Figure 2(c) : In the drawing, Pin No. 28 location corrected P13. Notes to Figures : Title amended to read 2(a) to 2(g) : Note 1 amended : Note 9 text amended to include SO P13A. Figure 2(g) : New Figure added P14. Figure 3(a) : Titles amended to include SO P19. Para. 4.3.2 : Text amended to include SO Para. 4.4.2 : New sentence inserted after "No. 23500" Para. 4.5.2 : Text amended to include SO packages P43. Appendix 'B' : Manufacturer reference changed : New deviations added	None None 221603 221563 221563 221563 221563 221563 221563 221563 221603 221603	
	***************************************	-		



PAGE 3

ISSUE 1

# TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input and Output Protection Networks	55555555555555
2.	APPLICABLE DOCUMENTS	18
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	18
4.	REQUIREMENTS	18
4.1 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3.1 4.4.2 4.5.1 4.5.3 4.5.4 4.6.3 4.7.1 4.7.3 4.8.4 4.8.5 4.8.6 4.9.1 4.9.3 4.9.3	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. and Power Burn-in Electrical Circuits for H.T.R.B. and Power Burn-in Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Electrical Measurements on Completion of Endurance Tests Electrical Generating Life Tests Electrical Circuits for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test Total Dose Irradiation Testing Application Bias Conditions Electrical Measurements	18 18 18 18 18 18 18 19 19 19 19 19 19 19 19 20 20 20 20 20 20 20 20 20 20 20 20 20



Rev. 'B'

PAGE 4

/. 'B' ISSUE 1

TABLE	<u>S</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	21
_	Electrical Measurements at Room Temperature - a.c. Parameters	25
3	Electrical Measurements at High and Low Temperatures	27
4	Parameter Drift Values	34
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	35
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	35
5(c)	Conditions for Power Burn-in and Operating Life Test	36
6	Electrical Measurements on Completion of Environmental Tests and	40
7	at Intermediate Points and on Completion of Endurance Testing	
,	Electrical Measurements During and on Completion of Irradiation Testing	41
FIGUR	<u>es</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	14
3(b)	Truth Table	15
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input and Output Protection Networks	17
4	Circuits for Electrical Measurements	30
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Electrical Circuit for Power Burn-in and Operating Life Test	38
6	Bias Conditions for Irradiation Testing	41
APPEN	DICES (Applicable to specific Manuafacturers only)	
'A'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F).	42
'B'	AGREED DEVIATIONS FOR STMICROELECTRONICS (F).	43



Rev. 'B'

PAGE

ISSUE 1

5

# 1. GENERAL

# 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 4-to-16 Line Decoder/Demultiplexer having fully buffered inverted outputs, based on Type 54HC154. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

# 1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

# 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

# 1.7 TRUTH TABLE

As per Figure 3(b).

# 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

# 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

# 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 with a minimum critical path failure voltage of 2500 Volts.

# 1.11 <u>INPUT AND OUTPUT PROTECTION NETWORKS</u>

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'B'

PAGE

6

ISSUE 1

# TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

# TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	$V_{\mathrm{DD}}$	0.5 to + 7	V	Note 1
2	Input Voltage	V <sub>IN</sub>	0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P <sub>D</sub>	300	mW	Note 4
5	Supply Current	IDDop	50	mA	
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	65 to + 150	°C	2588886000000000000000000000000000000000
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C °C	Note 5 Note 6

# NOTES

- 1. Device is functional from 2.0V < V<sub>DD</sub> < 6.0V.
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} = \pm 25 \text{mA}$ .
- 4: The maximum device dissipation is determined by IDDop max. (50mA) × 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(a) - FLAT PACKAGE, 24-PIN




SYMBOL	MILLIMETRES		NATEA
STIVIBUL	MIN	MAX	NOTES
А	10.70	11.30	**************************************
В	15.30	15.70	
С	1.45	1.90	
D	0.23	0.30	8
E	13.84	14.10	
F	1.22	1.32	5, 9
G	0.45	0.55	8
H	7.25	8.25 _	8
L.	25.00	28.00	
М	0.45	0.55	,
N		7.00 TYPICAL	



PAGE 8 ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN



MILLIMETRES SYMBOL			
	MIN	MAX	NOTES
A	2.10	2.72	**************************************
a1	2.70	3.30	
a2	1.016	1.524	3
В	1.93	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	30.17	30.78	
E	7.36	7.87	
ө	2.54 T	YPICAL	6,9
e1	27.81	28.07	·
e2	7.62	8.12	
F	7.24	7.75	

4.24

14.48

1.27 TYPICAL

**NOTES:** See Page 13.

K

NOTE 1



Pln 1 identification


ESA/SCC Detail Specification No. 9205/023

Rev. 'B'

PAGE 9

ISSUE

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



A I		A1
	E	. 1
h1	E1	
h 🚶	7	<u> </u>
j		\$ D1 D
7-	i1	d

SYMBOL	MILLIM	MILLIMETRES	
OTMOC	MIN	MAX	NOTES
A	1.14	1.95	***************************************
A1	1.63	2.36	
В	0.55	0.72	8
С	1.06	1.47	8
C1	1.91	2.41	
D	11.23	11.63	
D1	9.40	9.78	
d, d1	1.27 T	PICAL	5, 9
d2	10.16 T	YPICAL	·
E	11.23	11.63	
E1	9.40	9.78	
e, e1	1.27 T	/PICAL	5, 9
e2	10.16 TYPICAL		·
f, g		0.76	
h, h1	1.01 TYPICAL		12
j, j1	0.51 TY	/PICAL	11




PAGE 10

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS

# FIGURE 2(d) - FLAT PACKAGE, 24 PIN



SYMBOL	MILLIMETRES		NATEO	
O I IVIDOL	MIN	MAX	NOTES	
Α	1.39	2.16	***************************************	
b	0.38	0.56	8	
С	0.08	0.23	8	
D	12.30	-		
E	8.50	10.10		
E1	10.16 T	YPICAL	4	
е	- 1.27 T	YPICAL	5, 9	
e1	1.10 T	YPICAL	5, 9	
L	6.98	10.16	80000	
L1	24.13	30.48	,	
Q	0.25	1.02	2	
S	0.71	1.27	7	

NOTES: See Page 13.





PAGE 11

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 24-PIN





SYMBOL	MILLIM	ETRES	
OTWIDOL	MIN	MAX	NOTES
А	~	5.08	
b	0.38	0.66	8
b1	^	1.78	8
С	0.20	0.44	8
D	31.50	32.51	
E	6.22	7.62	4
E1	7.37	8.13	
e	2.54 TY	PICAL	6, 9
F	1.27 TY	/PICAL	
Н	0.69	~	8 ,
L.	3.30	5.08	8
Q	0.51	-	3
S	-	2.54	7
α	0°	15°	10

NOTES: See Page 13.





PAGE 12

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 28-TERMINAL





SYMBOL	MILLIM MIN	ETRES MAX	NOTES
A	11.23	11.63	***************************************
В	10.31	11.63	
С	0.25	0.51	11
D	0.89	1.14	12 _
E	1.14	- 1.40	8 -
F	0.56	0.71	8.
G	1.27 T	YPICAL	5, 9
Н	1.63	2.54	

NOTES: See Page 13.



Rev. 'B'

PAGE 13

B' ISSUE

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter, metallised tab or dot shall be located adjacent to Pin 1 or 2 and shall be within the shaded area shown.
  - For SO packages, a dot shall also be located adjacent to Pin 1 on the bottom of the package.
  - For chip carrier packages, the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 22 spaces for flat, SO and dual-in-line packages.
   24 spaces for chip carrier packages.
- 10. Lead centreline when  $\alpha$  is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




Rev. 'B'

PAGE 13A

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 24-PIN



Bossessessessessessessessessessessessesse	\$4554445455555555555555555555555555555	000000000000000000000000000000000000000	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
SYMBOL	MILLIM	ETRES	MOTEO
OTMOOL	MIN.	MAX.	NOTES
A	7.30	7.60	000000000000000000000000000000000000000
В	15.20	15.60	***************************************
С	1.58	1.88	***************************************
D	_ 0.17	0.23	8
E E	13.82	14.12	
F	1.27 T	YPICAL	5, 9
G	0.37	0.47	8
Н	0.60	0.90	8
K	9.00 TY	PICAL PICAL	***************************************
L	10.00	10.65	***************************************
M	0.55 TY	PICAL PICAL	***************************************
N	4.7 TY	PICAL	

NOTES: See Page 13



Rev. 'B'


PAGE 14

ISSUE 1

# FIGURE 3(a) - PIN ASSIGNMENT

# **DUAL-IN-LINE, SO AND FLAT PACKAGE**

# **CHIP CARRIER PACKAGE**



**TOP VIEW** 

**TOP VIEW** 

# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE,

SO AND

**DUAL-IN-LINE** 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

PIN OUTS

CHIP CARRIER 9 10 11 12 13 14 16 17 18 19 20 21 23 24 25 26 27 28 2 3 4 5 6 7

PIN OUTS



PAGE 15

ISSUE 1

# FIGURE 3(b) - TRUTH TABLE

		INP	UTS		***************************************	·	OUTPUTS								***************************************	•••••••••••••					
G1	G2	D	С	В	А	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	н
L	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L.	Н	Н	Н	Н	Н
L	L	H	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
Н	L	x	×	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

# **NOTES**

1. Logic Level Definitions: L=Low Level, H=High Level, X=Irrelevant.

# FIGURE 3(c) - CIRCUIT SCHEMATIC


Not applicable.



PAGE 16

ISSUE 1

# FIGURE 3(d) - FUNCTIONAL DIAGRAM



# **NOTES**

1. Pin numbers shown are for DIP and FP.




PAGE 17


ISSUE 1

# FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

# **INPUT PROTECTION**

# **OUTPUT PROTECTION**







# VARIANTS 01 TO 05

# **INPUT PROTECTION**

# **OUTPUT PROTECTION**





VARIANTS 06 TO 09



PAGE 18

ISSUE

# 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

# 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

V<sub>IC</sub> - Input Clamp Voltage.

I<sub>IC</sub> - Input Clamp Diode Current.

# 4. <u>REQUIREMENTS</u>

# 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

# 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

# 4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, "Total Dose Irradiation Testing": Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, "Total Dose Irradiation Testing": Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

# 4.2.2 Deviations from Final Production Tests (Chart II)

None.

# 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

None.

# 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



Rev. 'B'

PAGE 19

ISSUE 1

# 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

# 4.3 MECHANICAL REQUIREMENTS

### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

# 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 5.2 grammes for the dual-in-line package, 1.7 grammes for the flat package, 1.1 grammes for the SO package and 0.9 grammes for the chip carrier package.

# 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform soldered or glass frit sealed.

# 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

# 4.5 MARKING

### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

# 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



PAGE 20

ISSUE

### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920502301BF</u>	
Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)		
Total Dose Irradiation Level (if applicable)		

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

# 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

# 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

# 4.7 BURN-IN TESTS

### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22±3 °C. The parameter drift values ( $\Delta$ ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-channel (0 hours) and after the P-channel (144 hours) burn-in.

# 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

# 4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 21

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

900000000000000000000000000000000000000	***************************************	***************************************	¥	***************************************	graniana and a second a second and a second	I MIRMIN	******************	Socoocococococococococococococococococo
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	ITS	UNIT
		•	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	~	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ $t_r < 1.0 \mu s$ , $f = 10 kHz$ (min) Note 1	3	*	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ $t_r = t_f < 500$ ns, $f = 10$ kHz (min)	~	~	-
3	Functional Test 3	-	v	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ $t_r = t_f < 400$ ns, $f = 10$ kHz (min) Note 1			
4 to 5	Quiescent Current	l <sub>aa</sub> l	3005	4(a)	$V_{IL} = 0V$ , $V_{IH} = 6.0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ All Outputs Open (Pin D/F 24) (Pin C 28)	-	0.4	μA
6 to 11	Input Current Low Level		3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)		50	nA
12 to 17	Input Current High Level	⅓H-I	3010	4(c)	V <sub>IN</sub> (Under Test) = 6.0V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>DD</sub> = 6.0V, V <sub>SS</sub> = 0V (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)	~	50	nA



PAGE 22

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

800000000000000000000000000000000000000	***************************************	***************************************		***************************************	***************************************	<del>2000000000000000000000000000000000000</del>	***************************************	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
***************************************	***************************************		883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Ü,
18 to 33	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $I_{OL} = 20\mu$ A $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	7	0.1	V
34 to 49	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	v	0.1	V
50 to 65	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OL}$ = 20 $\mu$ A $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	<u>~</u>	0.1	V
66 to 81	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$\begin{split} &V_{IL} = 0.9 \text{V, } V_{IH} = 3.15 \text{V} \\ &I_{OL} = 4.0 \text{mA} \\ &V_{DD} = 4.5 \text{V, } V_{SS} = 0 \text{V} \\ &(\text{Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17}) \\ &(\text{Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20}) \end{split}$	-	0.26	V
82 to 97	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	~	0.26	V
98 to 113	Output Voltage High Level 1	V <sub>ОН1</sub>	3006 - -	4(e)	$V_{IL}$ = 0.3V, $V_{IH}$ = 1.5V $I_{OH}$ = -20µA $V_{DD}$ = 2.0V, $V_{SS}$ = 0V (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	1.9		V



PAGE 23

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

<b>6000000000000000000000000000000000000</b>	<del>g</del>	<b>2000</b>	***************************************	800000000000000000000000000000000000000		000000000000000000000000000000000000000		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	IITS	UNIT
			883		C=CCP)	MIN	MAX	
114 to 129	Output Voltage High Level 2	V <sub>ОН2</sub>	3006	4(e)	$V_{IL} = 0.9V$ , $V_{JH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	4.4		V
130 to 145	Output Voltage High Level 3	V <sub>ОНЗ</sub>	3006	4(e)	$V_{\rm IL} = 1.2 {\rm V}, V_{\rm IH} = 4.2 {\rm V}$ $I_{\rm OH} = -20 {\rm \mu A}$ $V_{\rm DD} = 6.0 {\rm V}, V_{\rm SS} = 0 {\rm V}$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	5.9	-	V
146 to 161	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $I_{OH} = -4mA$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	3.98	-	V
162 to 177	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OH} = -5.2mA$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	5.48	·	V
178	Threshold Voltage N-Channel	V <sub>THN</sub>	~	4(f)	A Input at Ground All Other Inputs: V <sub>IN</sub> = 5.0V VDD = 5.0V, I <sub>SS</sub> = - 10μA (Pin D/F 12) (Pin C 14)	0.45	1.45	V
179	Threshold Voltage P-Channel	V <sub>THP</sub>	~	4(g)	A Input at Ground All Other Inputs: V <sub>IN</sub> = -5.0V V <sub>SS</sub> = -5.0V, I <sub>DD</sub> = 10μA (Pin D/F 24) (Pin C 28)	0.45	1.35	V
180 to 185	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	<del>-</del>	4(h)	$I_{IN}$ (Under Test) = $-0.1$ mA $V_{DD}$ = Open, $V_{SS}$ = $0$ V All Other Pins Open (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)	0.4 <u>-</u>	0.9 	V



PAGE 24

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIM MIN	ITS MAX	UNIT
186 to 191	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	I <sub>IN</sub> (Under Test) = 0.1mA V <sub>DD</sub> = 0V; V <sub>SS</sub> = Open All other Pins Open (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)	0.4	0.9	V

### NOTES

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



PAGE 25

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	X .	LIM	IITS	LINIT
		O THIE CL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
192 to 197	Input Capacitance	C <sub>IN</sub>	3012	4(i)	$V_{IN}$ (Not Under Test) = 0V $V_{DD}$ = $V_{SS}$ = 0V Note 2 (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)	-	10	pF
198	Propagation Delay Low to High (A to Y0)	tplH1	3003	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins D/F Pins C 23 to 1 27 to 2		40	ns
199	Propagation Delay High to Low (A to Y0)	t <sub>PHL1</sub>	3003	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 <u>Pins D/F</u> <u>Pins C</u> 23 to 1 27 to 2	-	40	ns
200	Propagation Delay Low to High (G1 to Y0)	t <sub>PLH2</sub>	3003	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins D/F Pins C 18 to 1 21 to 2	-	36	ns
201	Propagation Delay High to Low (G1 to Y0)	t <sub>PHL2</sub>	3003	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 Pins D/F Pins C 18 to 1 21 to 2	<u>-</u>	36	ns



PAGE 26

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	•	TEST		LIM	ITS	UNIT
***************************************			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OINT
202	Transition Time Low to High	<sup>‡</sup> TLH	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 (Pin D/F 1) (Pin C 2)		15	ns
203	Transition Time High to Low	t <sub>THL</sub>	3004	4(j)	V <sub>IN</sub> (Under Test) = Pulse Generator V <sub>IN</sub> (Remaining Inputs) = Figure 3(b) V <sub>DD</sub> = 4.5V, V <sub>SS</sub> = 0V Note 3 (Pin D/F 1) (Pin C 2)		15	ns



PAGE 27

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

*****************	***************************************	***************************************		***************************************	***************************************	·	000000000000000000000000000000000000000	***************************************
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIV	IITS	UNIT
		***************************************	883	rid,	C = CCP)	MIN	МАХ	
1	Functional Test 1	~	~	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ $t_r < 1.0 \mu s$ , $f = 10 kHz$ (min) Note 1	·	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, \ V_{IH} = 3.15V$ $V_{DD} = 4.5V, \ V_{SS} = 0V$ $t_r = t_f < 500ns,$ $f = 10kHz \ (min)$ Note 1	~	~	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400 \text{ns},$ $f = 10 \text{kHz (min)}$ Note 1	-	-	
4 to 5	Quiescent Current	l <sub>DD</sub>	3005	4(a)	$V_{IL} = 0V$ , $V_{IH} = 6.0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ All Outputs Open (Pin D/F 24) (Pin C 28)	~	8.0	ДA
6 to 11	Input Current Low Level	l <sub>IL</sub>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)	~	1.0	μА
12 to 17	Input Current High Level	Iн	3010	4(c)	V <sub>IN</sub> (Under Test) = 6.0V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>DD</sub> = 6.0V, V <sub>SS</sub> = 0V (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)	^	1.0	μА



PAGE 28

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIÑ	IITS	
***************************************	OF WILLIAM TO THE THE THE THE	OTWIDOL	MIL-STD 883	FIG.	G. D/F = DIP AND FP C = CCP)		MAX	UNIT
18 to 33	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$\begin{split} V_{IL} &= 0.3 \text{V, } V_{IH} = 1.5 \text{V} \\ I_{OL} &= 20 \mu \text{A} \\ V_{DD} &= 2.0 \text{V, } V_{SS} = 0 \text{V} \\ \text{(Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17)} \\ \text{(Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)} \end{split}$	-	0.1	V
34 to 49	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$\begin{array}{lll} V_{IL} = 0.9 \text{V},  V_{IH} = 3.15 \text{V} \\ I_{OL} = 20 \mu \text{A} \\ V_{DD} = 4.5 \text{V},  V_{SS} = 0 \text{V} \\ \text{(Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17)} \\ \text{(Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)} \end{array}$	-	0.1	V
50 to 65	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	•	0.1	V
66 to 81	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $I_{OL} = 4.0$ mA $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	-	0.4	V
82 to 97	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{\rm IL} = 1.2 {\rm V}, V_{\rm IH} = 4.2 {\rm V}$ $I_{\rm OL} = 5.2 {\rm mA}$ $V_{\rm DD} = 6.0 {\rm V}, V_{\rm SS} = 0 {\rm V}$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)		0.4	V
98 to 113	Output Voltage High Level 1	V <sub>OH1</sub>	3006 - - -	4(e)	$V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	1.9		V



PAGE 29

ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

***************************************	***************************************	***************************************	,	g	<u> </u>	g=====================================	***************************************	800000000000000000000000000000000000000
NO.	CHARACTERISTICS	CHARACTERISTICS SYMBOL METHOD TEST (PINS UNDER TEST		TEST CONDITIONS (PINS UNDER TEST	LIV	IITS	UNIT	
************			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0,41
114 to 129	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	4.4	~	V
130 to 145	Output Voltage High Level 3	V <sub>ОНЗ</sub>	3006	4(e)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	5.9	<u>.</u>	V
146 to 161	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $I_{OH} = -4mA$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	3.7	~	V
162 to 177	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $I_{OH} = -5.2$ mA $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-8-9-10-11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13-16-17-18-19-20)	5.2		V
180 to 185	Input Clamp Voltage (to Vss)	V <sub>IC1</sub>	<u>-</u>	4(h)	$I_{IN}$ (Under Test) = $-0.1$ mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 18-19-20-21-22- 23) (Pins C 21-23-24-25-26-27)	0.1	1.2	V
186 to 191	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$I_{IN}$ (Under Test) = 0.1mA $V_{DD}$ = 0V, $V_{SS}$ = Open All other Pins Open (Pins D/F 18-19-20-21-22- 23) (Pins C 21-23-24-25-26-27)	1.0	1.2	V



PAGE 30

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


			INP	UTS			OUTPUTS	PACKAGE	DC SI	JPPLY
PATTERN NO.	18	19	20	21	22	23	1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17	DIL, FP	12	24
	21	23	24	25	26	27	2 3 4 5 6 7 9 10 11 12 13 16 17 18 19 20	CCP	14	28
1	0	0	0	0	0	0	OPEN	***************************************	V <sub>SS</sub>	$V_{\mathrm{DD}}$
2	1	1	1	1	1	1	OPEN	***************************************	<b>V</b>	V

### NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

# FIGURE 4(b) - INPUT CURRENT LOW LEVEL

# FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



### NOTES

1. Each input to be tested separately.

### NOTES

Each input to be tested separately. –




PAGE 31


ISSUE

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

# FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





### **NOTES**


- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OL</sub>
- 2. Each output to be tested separately.


# **NOTES**

- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>
- 2. Each output to be tested separately.

# FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

# FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 32

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


# FIGURE 4(h) - INPUT CLAMP VOLTAGE



# NOTES

1. Each input to be tested separately.

# FIGURE 4(i) - INPUT CAPACITANCE



# **NQTES**


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 33


ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME



# **VOLTAGE WAVEFORMS**



# NOTES

- 1. Pulse Generator  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .
- 2.  $C_L = 50 pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



PAGE 34

ISSUE 1

# **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHÂNGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 120	nA
6 to 11	Input Current Low Level	I <sub>IL</sub>	As per Table 2	As per Table 2	±20	nA
12 to 17	Input Current High Level	ИН	As per Table 2	As per Table 2	±20	nA
66 to 81	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.026	V
146 to 161	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	± 0.2	V
178	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.3	V
179	Threshold Voltage P-Channel	$V_THP$	As per Table 2	As per Table 2	± 0.3	V



PAGE 35

ISSUE 1

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 - 5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-8-9-10- 11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13- 16-17-18-19-20)	V <sub>оит</sub>	Open or V <sub>SS</sub>	-
3	Inputs - (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)	V <sub>IN</sub>	$v_{ss}$	V
4	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>	6.0( + 0 0.5)	V
5	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

### NOTES

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 - 5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-8-9-10- 11-13-14-15-16-17) (Pins C 2-3-4-5-6-7-9-10-11-12-13- 16-17-18-19-20)	Vout	Open or V <sub>DD</sub>	-
3	Inputs - (Pins D/F 18-19-20-21-22-23) (Pins C 21-23-24-25-26-27)	V <sub>IN</sub>	V <sub>DD</sub>	V
4	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	$V_{DD}$	6.0( + 0 0.5)	V
5	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	$V_{SS}$	0	V
6	Duration	t	72	Hours

### NOTES

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



PAGE 36

ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.		CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient T	emperature	T <sub>amb</sub>	+ 125( - 0 + 5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-8-9- 10-11-13-14-15-16-17) - (Pins C 2-3-4-5-6-7-9-10-11-12- 13-16-17-18-19-20)		Vouт	$V_{DD}$	V
3		- (Pins D/F 18-19) - (Pins C 21-23)	V <sub>IN</sub>	V <sub>SS</sub>	V
4	Input - (Pin D/F 23) - (Pin C 27)		V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
5	Input - (Pin D/F 22) - (Pin C 26)		V <sub>IN</sub>	$V_{GEN2}$	Vac
6		- (Pin D/F 21) - (Pin C 25)	V <sub>IN</sub>	V <sub>GEN3</sub>	Vac
7		- (Pin D/F 20) - (Pin C 24)	V <sub>IN</sub>	$V_{GEN4}$	Vac
8	Pulse Volta	age	$V_{GEN}$	0V to V <sub>DD</sub>	Vac
9	Pulse Frequency Square Wave		fgen1 fgen2 fgen3 fgen4	100k ± 10% 50k ± 10% 25k ± 10% 12.5k ± 10% 50 ± 15% Duty Cycle tr = tf ≤ 400ns	Hz
10	Positive Supply Voltage (Pin D/F 24) (Pin C 28)		$V_{DD}$	6.0(+0-0.5)	V
11	Negative Supply Voltage (Pin D/F 12) (Pin C 14)		V <sub>SS</sub>	O	V

- NOTES

  1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.


  2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



PAGE 37

ISSUE 1


# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



### NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



# **NOTES**


1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 38

ISSUE 1

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 39

ISSUE 1

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION No. 9000)</u>

# 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

# 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

# 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

# 4.9 TOTAL DOSE IRRADIATION TESTING

# 4.9.1 Application

If specified in Para 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

### 4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 40

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

BOOK CONTRACTOR OF THE PERSON	~g~===================================	g0000000000000000000000000000000000000	\$5000000000000000000000000000000000000	Q0000000000000000000000000000000000000		***********	*****************	
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS (∆)	ABSC	DLUTE	UNIT
			TEST METHOD	METHOD CONDITIONS		MIN	MAX	Otti
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	
2	Functional Test 2	-	As per Table 2	As per Table 2	~	-	~	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±0.12	-	0.4	μA
6 to 11	Input Current Low Level	IιL	As per Table 2	As per Table 2	±20		50	nA
12 to 17	Input Current High Level	lн	As per Table 2	As per Table 2	±20	*	50	nA
66 to 81	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	±0.026		0.26	V
82 to 97	Output Voltage Low Level 5	V <sub>OL5</sub>	As per Table 2	As per Table 2	± 0.026	~	0.26	V
146 to 161	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	± 0.2	3.98	~	V
162 to 177	Output Voltage High Level 5	V <sub>OH5</sub>	As per Table 2	As per Table 2	± 0.2	5.48	-	V
178	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	±0.3	0.45	1.45	V
179	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	0.45	1.35	V

# NOTES


<sup>1.</sup> The change limits  $(\Delta)$  are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



PAGE 41

ISSUE 1

# FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



# NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min.to  $47k\Omega$  max.

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO. CHARACTERISTICS S		SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC		UNIT
			TEST METHOD	ETHOD CONDITIONS		MIN	MAX	CIVII
4 to 5	Quiescent Current	laa	As per Table 2	As per Table 2	<u> </u>	w.	40	μΑ
	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.6	-0.4	-1.5	V
179	Threshold Voltage P-Channel	$V_THP$	As per Table 2	As per Table 2	±0.6	0.4	1.4	V



PAGE 42

ISSUE 1

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures" Only a test result summary, based on go-no-go tests and presented in histogram form is required.



Rev. 'B'

PAGE 43

'B' ISSUE 1

# APPENDIX 'B'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION					
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255 Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para .4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.					
Para. 4.2.4	Para 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.					
Para. 4.2.5	Para 9.21.1, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.					