

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS 8-BIT SHIFT REGISTERS

WITH 3 STATE OUTPUT REGISTERS,

BASED ON TYPE 54HC595

ESCC Detail Specification No. 9306/051

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 46

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS 8-BIT SHIFT REGISTERS

WITH 3 STATE OUTPUT REGISTERS,

BASED ON TYPE 54HC595

ESA/SCC Detail Specification No. 9306/051



space components coordination group

			Approved by						
	lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy					
	Issue 2	March 2002	7.)80 x	Air					
-				· · ·					
Ĺ									



ESA/SCC Detail Specification

No. 9306/051

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supercedes Issue 1 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 1 and the changes agreed by the following DCRs:- Cover Page : DCN : Para. 1.3 : New sentence added Figure 2(a) : Side Elevation corrected Dimension C amended Figure 2(c) : In the drawing, Pin No. 20 location corrected Notes to Figures : Title amended to read 2(a) to 2(h) Notes to Figures : Title amended to include SO Figure 3(a) : Titles amended to include SO Para. 4.3.2 : Text amended to include SO Para. 4.5.2 : Text amended to include SO Para. 4.5.2 : Text amended to include SO Para. 4.5.2 : New sentence inserted after 'No. 23500' Para. 4.5.2 : New sentence inserted after 'No. 23500' Para. 4.5.2 : New sentence inserted after 'No. 23500' Para. 4.5.2 : New deviations added	None 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221563 221603 221603
			- 444 -

		***************************************	a								
	see			PAGE	3						
		ESA/SCC Detail Specification		ISSUE	0						
		No. 9306/051		ISSUE	2						
		TABLE OF CONTENTS		556556555555555555555555555555555555555							
4.	GENERAL				Page 5						
1.1	Scope				F						
1.2	Component Type Variar	nts			5 5						
1.3	Maximum Ratings				5						
1.4		Parameter Derating Information									
1.5	Physical Dimensions				5 5						
1.6	Pin Assignment				5						
1.7	Truth Table				5						
1.8 ₄ o	Circuit Schematic				5						
1.9 1.10	Functional Diagram				5						
1.10	Handling Precautions Input and Output Protec	tion Networks			5						
2.					5						
3.		ABBREVIATIONS, SYMBOLS AND UN			20						
4.	REQUIREMENTS	, ADDREMATIONS, STMBULS AND UP	<u>1115</u>		20						
Ev	1 Charles La Villa IVI hai Villa I G				20						
1.1	General				20						
1.2	Deviations from Generic	Specification									
4.2.1	Deviations from Special	In-process Controls			20						
1.2.2	Deviations from Final Pro				20						
1.2.3	Deviations from Burn-in				20						
4.2.4	Deviations from Qualifica				20						
1.2.5	Deviations from Lot Acco	eptance Tests			21						
1.3 1.3.1	Mechanical Requirement	ts			21						
1.3.1	Dimension Check				21						
4.3.2 1.4	Weight Materials and Finishes				21						
1.4.1	Case				21						
.4.2	Lead Material and Finish				21						
1.5	Marking				21						
.5.1	General				21						
.5.2	Lead Identification				21						
1.5.3	The SCC Component Nu	umber			22						
.5.4	Traceability Information				22						
1.6	Electrical Measurements				22						
1.6.1	Electrical Measurements				22						
1.6.2	Electrical Measurements	at High and Low Temperatures			22						
1.6.3	Circuits for Electrical Me	asurements			22 22						
1.7	Burn-in Tests				22						
1.7.1	Parameter Drift Values				22 22						
.7.2	Conditions for H.T.R.B. a				22						
.7.3	Electrical Circuits for H.T			· - •	22						
.8	Environmental and Endu			*	42						
.8.1	Electrical Measurements	on Completion of Environmental Tests-	* *	····	42						
.8.2	Electrical Measurements	at Intermediate Points during Endurance	Tests	-	42						
.8.3	Electrical Measurements	on Completion of Endurance Tests	i.	- '	42						
.8.4	Conditions for Operating	Life Tests		~	42						
.8.5	Electrical Circuits for Ope	erating Life Tests		-	42						
1.8.6	Conditions for High Temp	perature Storage Test			42						

	<u>8998</u>	ESA/SCC Detail Specification No. 9306/051	PAGE 4 ISSUE 2
4.9 4.9.1 4.9.2 4.9.3 TABLE	Total Dose Irradiation Te Application Bias Conditions Electrical Measurements	-	Page 42 42 42 42 42 42
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 5	Electrical Measurements Electrical Measurements Parameter Drift Values Conditions for Burn-in Hi Conditions for Burn-in Hi Conditions for Power Bu Electrical Measurements at Intermediate Points an Electrical Measurements	at Room Temperature - d.c. Parameters at Room Temperature - a.c. Parameters at High and Low Temperatures gh Temperature Reverse Bias, N-Channels gh Temperature Reverse Bias, P-Channels irn-in and Operating Life Test on Completion of Environmental Tests and d on Completion of Endurance Testing During and on Completion of Irradiation Testi	6 23 27 30 37 38 38 39 41
FIGUR 1 2 3(a) 3(b) 3(c) 3(c) 3(c) 3(d) 3(e) 4 5(a) 5(a) 5(c) 5(c) 5	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protect Circuits for Electrical Mea Electrical Circuit for Burn Electrical Circuit for Burn	asurements -in High Temperature Reverse Bias, N-Chann -in High Temperature Reverse Bias, P-Chann er Burn-in and Operating Life Test	els 40 40
	DICES (Applicable to spec	-	44
4'	AGREED DEVIATIONS F	OR TEXAS INSTRUMENTS (F)	45



5

1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 8-Bit Shift Register with 3-State Output Registers, based on Type 54HC595. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	v	Notes 1, 2
3	Output Voltage	Vout	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	420	mW	Note 4
5	Supply Current	IDDop	70	mA	
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

<u>NOTES</u>

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 35 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (70mA) x 6.0V.
- Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.






FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES]
STMBOL	MIN	MAX	- NOTES	
A	6.75	7.06		1
В	9.76	10.14		
C	1.49	1.95		
D	0.10	0.15	8	
E	8.76	9.01		
F	1.27 TY	, PICAL	5, 9	
G	_0.38	0.48	8	
Н	6.0	•	8	-
L	18.75	22.0	~ ~ ~	
M	0.33	0.43		· ·
<u>N</u>	- 4.31 TY	PICAL		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN







FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)




NOTES: See Page 15.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - FLAT PACKAGE, 16-PIN



SYMBOL	MILLIM			
GTMDUL	MIN	MAX	NOTES	
A	1.27	2.03	***************************************	
b	0.38	0.56	8	
С	0.08	0.23	8	
D	9.42	10.16	4	
E	6.27	7.24		
E1	7.00 T	PICAL	4	
е	1.27 T	PICAL	5, 9	
L	7.87	8.89	8	
L1	23.88	24.38		
Q	⁻ 0.51	1.02	2	
S	0.25	0.64	7	

NOTES: See Page 15.

---مر بر




FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)










FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL






SYMBOL		ETRES	NOTEO	
OTIMOOL	MIN	MAX	NOTES	
A	8.69	9.09	55555555555555555555555555555555555555	
В	7.80	9.09		
С	0.25	0.51	11	
D	0.89	1.14	12	
E	1.14	1.40	8	
F	Ũ.56	0.71	8	•
G	- 1.27 T	YPICAL ⁻	5, 9	
 Н	1.63	2.54	,	-





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTTO			
OTNIDUL	MIN	MAX	NOTES		
A	2.10	2.71			
a1	3.00	3.70			
a2	0.63	1.14	3		
В	1.82	2.39			
b	0.40	0.50	8		
b1	0.20	0.30	8		
D	20.06	20.58			
E	7.36	7.87			
е	2.54 T	YPICAL	6, 9		
e1	17.65	17.90			
e2	7.62	8.12			
F	- 7.29	7.70			
1		3.83			
к	10.90	12.10			
ŀ	1.14	1.50	8		


NOTES: See Page 15.

---• • • •



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(h) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTTO	
OTMOOL	MIN.	MAX.	NOTES
A	6.75	7.06	***************************************
В	9.76	10.14	******
C	1.49	1.95	***************************************
D	0.102	0.152	8
E	8.76	9.01	000000000000000000000000000000000000000
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
H	0.60	0.90	8
K	<u>9</u> .00 TYI	PICAL	********
L	10	10.65	***************************************
M	0.33	0.43	
N	4.31 TY		

NOTES: See Page 135.

----*---



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(h) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat, SOand dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.





FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

---• • • •

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20	




FIGURE 3(b) - TRUTH TABLE

		INPUTS			
SER	SRCK	SRCLR	RCK	Ğ	FUNCTION
Х	Х	Х	Х	Н	QA THRU QH OUTPUTS DISABLE
X	Х	Х	Х	L	QA THRU QH OUTPUTS ENABLE
X	Х	L	Х	Х	SHIFT REGISTER IS CLEARED
L		Н	Х	Х	FIRST STAGE OF S.R. BECOMES "L". OTHER STAGES STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY
Н	1	Н	Х	Х	FIRST STAGE OF S.R. BECOMES "H". OTHER STAGES STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY
X	<u> </u>	Н	Х	Х	STATE OF S.R. IS NOT CHANGED
Х	Х	X	1	Х	S.R. DATA IS STORED INTO STORAGE REGISTER
X	X	X		Х	STORAGE REGISTER STAGE IS NOT CHANGED

<u>NOTES</u>

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
- 2. _____ = Transition, Low to High, ____ = Transition, High to Low.
- 3. Shift = Content of each internal register shifts towards serial outputs. Data at serial input is shifted into first register.

TIMING DIAGRAM



NOTES


1. 2000 = High Impedance.



FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.


FIGURE 3(d) - FUNCTIONAL DIAGRAM



<u>NOTES</u>

---مرج

1. Pin numbers shown are for DIP and FP.





2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V_{IC} = Input Clamp Voltage.
- lic = Input Clamp Diode Current.

4. <u>REQUIREMENTS</u>

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. [See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

g	<u>30605101B F</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5)$ °C and -55 (+5.0) °C respectively.

4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 <u>BURN-IN TESTS</u>

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

[r	r	T				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ $t_r < 1.0\mu$ s, f = 10kHz (min) Note 1	-		-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	~	
4 to 5	Quiescent Current	lod	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	~	0.4	μΑ
6 to 10	Input Current Low Level	Ι _{ΙĽ}	3009	4(b)		•	-50	nA
11 to 15	Input Current High Level	lιH	3010	4(c)		'n	50	nA

NOTES: See Page 26.

~ ~

•--

444 L



ESA/SCC Detail Specification

No. 9306/051

PAGE 24

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

						T		T
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP	LIN	1ITS 1	UNIT
			883		C = CCP	MIN	MAX	
16 to 24	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 2-3-4-5-7-8-9-12-19)	-	0.1	V
25 to 33	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OL} = 20\mu A \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (\text{Pins D/F 1-2-3-4-5-6-7-9-15}) \\ (\text{Pins C 2-3-4-5-7-8-9-12-19}) \end{array}$	-	0.1	V
34 to 42	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OL} = 20 \mu A \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (\text{Pins D/F 1-2-3-4-5-6-7-9-15}) \\ (\text{Pins C 2-3-4-5-7-8-9-12-19}) \end{array}$	-	0.1	V
43 to 51	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ V_{DD} = 4.5V, V_{SS} = 0V \\ I_{OL} = 4.0mA \\ (Pin D/F 9) \\ (Pin C 12) \\ I_{OL} = 6.0mA \\ (Pins D/F 1-2-3-4-5-6-7-15) \\ (Pins C 2-3-4-5-7-8-9-19) \end{array}$	~	0.26	V
52 to 60	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $I_{OL} = 5.2mA$ (Pin D/F 9) (Pin C 12) $I_{OL} = 7.8mA$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	-	0.26	V
61 to 69	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ l_{OH} = -20\mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (Pins D/F 1-2-3-4-5-6-7-9-15) \\ (Pins C 2-3-4-5-7-8-9-12-19) \end{array}$	1.9	-	V
70 to 78	Output Voltage High Level 2	V _{OH2}	3006	1	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OH} = -20\mu A \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 1-2-3-4-5-6-7-9-15) \\ (Pins C 2-3-4-5-7-8-9-12-19) \end{array}$	4.4	*	V

NOTES: See Page 26.



ESA/SCC Detail Specification

No. 9306/051

PAGE 25

...

. . -

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	T	7	T					
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	AITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
79 to 87	Output Voltage High Level 3	V _{OH3}	3006	4(0)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 2-3-4-5-7-8-9-12-19)	5.9	-	V
88 to 96	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $I_{OH} = -4.0mA$ (Pin D/F 9) (Pin C 12) $I_{OH} = -6.0mA$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	3.98	*	V
97 to 105	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $I_{OH} = -5.2mA$ (Pin D/F 9) (Pin C 12) $I_{OH} = -7.8mA$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	5.48	~ :	
106	Threshold Voltage N-Channel	V _{THN}	-	4(f)	\overline{G} Input at Ground All Other Inputs: V _{IN} = 5.0V V _{DD} = 5.0V, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
107	Threshold Voltage P-Channel	V _{THP}	-	4(g)	\overline{G} Input at Ground All Other Inputs: V _{IN} = -5.0Vdc V _{SS} = -5.0V, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.45	1.35	V
108 to 112	Input Clamp Voltage (to V _{SS})	V _{IC1}			$I_{IN} \text{ (Under Test)} = -0.1\text{mA}$ $V_{DD} = \text{ Open, } V_{SS} = 0\text{V}$ All Other Pins Open (Pins D/F 10-11-12-13-14) (Pins C 13-14-15-17-18)	-0.4	~0.9	V

NOTES: See Page 26.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
113 to 117	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$\begin{array}{l} I_{IN} \mbox{ (Under Test)} = 0.1 mA \\ V_{DD} = 0V, \mbox{ V}_{SS} = Open, \\ All \mbox{ Other Pins Open} \\ \mbox{ (Pins D/F 10-11-12-13-14)} \\ \mbox{ (Pins C 13-14-15-17-18)} \end{array}$	0.4	0.9	V
118 to 125	Output Leakage Current Third State (Low Level Applied)	lozi.	3006	4(i)	$V_{IN(G)} = 6.0V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	-	~ 0.5	μΑ
126 to 133	Output Leakage Current Third State (High Level Applied)	ЮZН	3006	4(i)	$V_{IN(G)} = 6.0V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	u.	0.5	Αц

<u>NOTES</u>

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 4. Measurement performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 5. A pulse, having the following conditions shall be applied to the clock input: $V_P = 0V$ to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that give in the "Limits" column.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	
		UTIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
134 to 138	Input Capacitance	C _{IN}	3012	4(j)	$\begin{array}{l} V_{IN} \mbox{ (Not Under Test)} \\ = 0 V dc \\ V_{DD} = V_{SS} = 0 V \\ Note 2 \\ \mbox{ (Pins D/F 10-11-12-13-14)} \\ \mbox{ (Pins C 13-14-15-17-18)} \end{array}$	-	10	рF
139	Propagation Delay Low to High, (SRCK to QH')	tplH1	3003	4(k)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b).} \\ V_{DD} = \mbox{ 4.5V, } V_{SS} = \mbox{ 0V} \\ Note 3 \\ \hline \frac{Pins \mbox{ D/F}}{11 \mbox{ to 9}} \\ \hline \begin{array}{l} \frac{Pins \mbox{ C}}{14 \mbox{ to 12}} \end{array}$	·	32	ns
140	Propagation Delay High to Low, (SRCK to QH')	tphl1	3003	4(k)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b)} \\ V_{DD} \mbox{ = } 4.5 \mbox{ V}, \mbox{ V}_{SS} \mbox{ = } 0 \mbox{ V} \\ Note 3 \\ \underline{Pins D/F} \\ 11 \mbox{ to } 9 \\ \hline 14 \mbox{ to } 12 \end{array}$	-	32	ns
141	Propagation Delay Low to High, (RCK to QH)	^t ₽LH2	3003	4(k)	$\begin{array}{l} V_{\rm IN} \ ({\rm Under \ Test}) \\ = \ {\rm Pulse \ Generator} \\ V_{\rm IN} \ ({\rm Remaining \ Inputs}) \\ = \ {\rm Figure \ 3(b)} \\ V_{\rm DD} \ = \ 4.5V, \ V_{\rm SS} \ = \ 0V \\ {\rm Note \ 3} \\ \hline \frac{{\rm Pins \ D/F}}{{\rm 12 \ to} \ 7} \frac{{\rm Pins \ C}}{{\rm 15 \ to} \ 9} \end{array}$	~	35	ns
142	Propagation Delay High to Low, (RCK to QH)	tphl2	3003	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b) \\ V_{DD} = 4.5V, V_{SS} = 0V \\ Note 3 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 12 \text{ to } 7 \qquad 15 \text{ to } 9 \\ \end{bmatrix}$	Ţ	35	ns
143 ~~	Propagation Delay High to Low (SRCLR to QH')	tphl3	3003	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b) \\ V_{DD} = 4.5V, V_{SS} = 0V \\ Note 3 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 10 \text{ to } 9 \qquad 13 \text{ to } 12 \\ \end{array}$	•	35	ns

NOTES: See Page 26.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

·			Y	·····				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	D/F = DIP AND FP		/ITS	UNIT
			883		C = CCP)	MIN	MAX	
144	Transition Time Low to High	t _{TLH1}	3004	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pin D/F 9) (Pin C 12)	-	15	ns
145	Transition Time High to Low	tthl1	3004	4(k)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pin D/F 9) (Pin C 12)	-	15	ns
146	Transition Time Low to High	t _{TLH2}	3004	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 (Pin D/F 7) (Pin C 9)$	-	12	ns
147	Transition Time High to Low	t _{THL2}	3004	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 (Pin D/F 7) (Pin C 9)$	u	12	ns
148	Output Enable Time High Impedance to Low Output (G to QA)	tpzL	3004		$V_{IN(\overline{G})} = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\underline{Pins D/F} \qquad \underline{Pins C}$ 13 to 15 17 to 19	-	30	ns

• -

-

NOTES: See Page 26.

---**



ESA/SCC Detail Specification

No. 9306/051

PAGE 29 ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
149	Output Enable Time High Impedance to High Output (G to QA)	tрzн	3004	4(k)	$V_{IN(\overline{G})} = Pulse GeneratorV_{IN} (Remaining Inputs)= 0VV_{DD} = 4.5V, V_{SS} = 0VNote 3Pins D/F Pins C13 to 15 17 to 19$	~	30	ns
150	Output Disable Time Low Output to High Impedance (G to QA)	t _{PLZ}	3004	4(k)	$\begin{array}{l} V_{\rm IN}(\overline{\rm G}) = {\rm Pulse \ Generator} \\ V_{\rm IN} \ ({\rm Remaining \ Inputs}) \\ = 0V \\ V_{\rm DD} = \ 4.5V, \ V_{\rm SS} = \ 0V \\ {\rm Note \ 3} \\ \underline{{\rm Pins \ D/F}} \qquad \underline{{\rm Pins \ C}} \\ 13 \ {\rm to \ 15} \qquad 17 \ {\rm to \ 19} \end{array}$	-	40	ns
151	Output Disable Time High Output to High Impedance (G to QA)	ҟҎнჍ	3004	4(k)	$V_{IN(G)} = Pulse Generator$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\underline{Pins D/F} \qquad \underline{Pins C}$ 13 to 15 17 to 19	-	40	ns
152 to 153	Maximum Clock Frequency	f _(CL)	-	4(k)	Clock = Pulse Generator V_{DD} = 4.5V, V_{SS} = 0V Notes 4 and 5 (Pins D/F 11-12) (Pins C 14-15)	30	~	MHz

NOTES: See Page 26.

--مرج



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	NITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	×	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz$ (min) Note 1	~	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	~	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	
4 to 5	Quiescent Current	aal	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	~	8.0	μΑ
6 to 10	Input Current Low Level	Ι _{ΙL}	3009	4(b)		u	-1.0	μA
11 to 15	Input Current High Level	lιH	3010	4(c)			1.0	μΑ

~~ .

....

- -

NOTES: See Page 26.



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

			TEST		TEST CONDITIONS	LIN	IITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
16 to 24	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 2-3-4-5-7-8-9-12-19)	-	0.1	V
25 to 33	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 2-3-4-5-7-8-9-12-19)	-	0.1	V
34 to 42	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$\begin{array}{l} V_{IL} = 1.2V, V_{IH} = 4.2V \\ I_{OL} = 20\mu A \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}9\text{-}15) \\ (Pins C 2\text{-}3\text{-}4\text{-}5\text{-}7\text{-}8\text{-}9\text{-}12\text{-}19) \end{array}$	~	0.1	V
43 to 51	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $I_{OL} = 4.0mA$ (Pin D/F 9) (Pin C 12) $I_{OL} = 6.0mA$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	-	0.4	
52 to 60	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $I_{OL} = 5.2mA$ (Pin D/F 9) (Pin C 12) $I_{OL} = 7.8mA$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	-	0.4	V
61 to 69	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V, V_{IH} = 1.5V \\ I_{OH} = -20\mu A \\ V_{DD} = 2.0V, V_{SS} = 0V \\ (Pins D/F 1-2-3-4-5-6-7-9-15) \\ (Pins C 2-3-4-5-7-8-9-12-19) \end{array}$	1.9	~	V
70 to 78-	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ I_{OH} = -20\mu A \\ V_{DD} = 4.5V, V_{SS} = 0V \\ (Pins D/F 1-2\cdot3\cdot4\cdot5\cdot6\cdot7\cdot9\cdot15) \\ (Pins C 2\cdot3\cdot4\cdot5\cdot7\cdot8\cdot9\cdot12\cdot19) \end{array}$	4.4		V

NOTES: See Page 26.



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	/ITS	(16.1)
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	- UNIT
79 to 87	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2V, \ V_{IH} = 4.2V \\ I_{OH} = -20\mu A \\ V_{DD} = 6.0V, \ V_{SS} = 0V \\ (Pins \ D/F \ 1-2-3-4-5-6-7-9-15) \\ (Pins \ C \ 2-3-4-5-7-8-9-12-19) \end{array}$	5.9	~	V
88 to 96	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V, V_{IH} = 3.15V \\ V_{DD} = 4.5V, V_{SS} = 0V \\ I_{OH} = -4.0mA \\ (Pin D/F 9) \\ (Pin C 12) \\ I_{OH} = -6.0mA \\ (Pins D/F 1-2-3-4-5-6-7-15) \\ (Pins C 2-3-4-5-7-8-9-19) \end{array}$	3.7	-	
97 to 105	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $I_{OH} = -5.2mA$ (Pin D/F 9) (Pin C 12) $I_{OH} = -7.8mA$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	5.2	-	V
108 to 112	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 10-11-12-13-14) (Pins C 13-14-15-17-18)	-0.1	-1.2	V
113 to 117	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open, All Other Pins Open (Pins D/F 10-11-12-13-14) (Pins C 13-14-15-17-18)	0.1	1.2	V
118 to 125	Output Leakage Current Third State (Low Level Applied)	lozl	3006		$V_{IN}(\vec{G}) = 6.0V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	•	10 	μΑ
1 <u>2</u> 6 to ⁻ 133	Output Leakage Current Third State (High Level Applied)	Югн	3006		$V_{IN(G)} = 6.0V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-3-4-5-6-7-15) (Pins C 2-3-4-5-7-8-9-19)	· · · · · · · · · · · · · · · · · · ·	10.	μA



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN NO.	INPUTS					OUTPUTS									PACKAGE	D.C. SUPPLY	
	10 13	11 14	12 15	13 17	14 18		2 3		4 5	5 7	6 8	7 9	9 12	15 19	DIL, FP CCP	8 10	16 20
1	0	0	0	0	0	OPEN										V _{SS}	V _{DD}
(3)	1	_1_	-Î-	0	1	OPEN											
2	1	ſ	<u> </u>	0	1	OPEN										4	*

NOTES


Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, 1 = Transition, Low to High.

2.

3. Repeat 8 times.


FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately. مدج








FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL





NOTES


- 1. V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.


NOTES

- 1. V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL












FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)





NOTES 1. Each output to be tested separately.









FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



NOTES

- 1. Pulse Generator: $V_p = 0$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



---• • • • No. 9306/051

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	IDD	As per Table 2	As per Table 2	± 120	nA
6 to 10	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	nA
11 to 15	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	nA
43 to 51	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	V
88 to 96	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	V
106	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
107	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V a



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 2-3-4-5-7-8-9-12-19)	Vout	Open or V _{SS}	~
3	Inputs - (Pins D/F 10-11-12-13-14) (Pins C 13-14-15-17-18)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

<u>NOTES</u>

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

~~~~~				
NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	Tamb	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-15 (Pins C 2-3-4-5-7-8-9-12-19)		Open or V _{DD}	-
3	Inputs - (Pins D/F 10-11-12-13-14) (Pins C 13-14-15-17-18)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

#### <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



No. 9306/051

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST


NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-15) (Pins C 2-3-4-5-7-8-9-12-19)	Vout	V _{DD}	V
3	Inputs - (Pins D/F 10-14) (Pins C 13-18)	V _{IN}	V _{DD}	V
4	Inputs - (Pins D/F 11-12) (Pins C 14-15)	V _{IN}	V _{GEN1}	Vac
5	Input - (Pin D/F 13) (Pin C 17)	V _{IN}	V _{GEN2}	Vac
6	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	f _{GEN1} f _{GEN2}	$\begin{array}{r} 100k \ \pm 10\% \\ 50k \ \pm 10\% \\ 50 \ \pm 15\% \ \text{Duty Cycle} \\ t_r \ = \ t_f \ \le \ 400 \text{ns} \end{array}$	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0( + 0-0.5)	V
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V

## <u>NOTES</u>


--+__

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.




# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS




## NOTES 1. Pin numbers in parenthesis are for the chip carrier package.


# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



-

#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

#### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



No. 9306/051


.

## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING


		Y	7					
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC	DLUTE	
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	
1	Functional Test 1	~	As per Table 2	As per Table 2	~	-	-	
2	Functional Test 2	~	As per Table 2	As per Table 2	-	~	-	-
3	Functional Test 3	~	As per Table 2	As per Table 2	-	<u> </u>	~	-
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.12	*****	0.4	μА
6 to 10	Input Current Low Level	Ι _{ΙĽ}	As per Table 2	As per Table 2	± 20	-	- 50	nA
11 to 15	Input Current High Level	IIH	As per Table 2	As per Table 2	±20		50	nA
43 to 51	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	-	0.26	v
52 to 60	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026	-	0.26	V
88 to 96	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	3.98	-	V
97 to 105	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	±0.2	5.48	•	V
106	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-0.45	- 1.45	V
107	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	0.45	1.35	V
118 to 125	Output Leakage Current Third State (Low Level Applied)	lozl	As per Table 2	As per Table 2	± 0.2	~	- 0.5	μA
126 to 133	Output Leakage Current Third State (High Level Applied)	I _{OZH}	As per Table 2	As per Table 2	± 0.2	n 	- 0.5	μΑ

### <u>NOTES</u>

1. The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



## FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



#### <u>NOTES</u>

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

# TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE	ABSOLUTE		
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
4 to 5	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	-	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	40	μА
106	Threshold Voltage N-Channel	VTHN	As per Table 2	As per Table 2	± 0.6	-0.4	-1.5	V
107	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.6	0.4	1.4	v



---مرج No. 9306/051

## APPENDIX 'A'

## Page 1 of 1

## AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



۔۔ مز ھ No. 9306/051

#### APPENDIX 'B'

Page 1 of 1

# AGREED DEVIATIONS FOR SGS-THOMSONSTMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High temperature Reverse Bias Burn-in: The temperature limits of MIL- STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance: Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.