

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS HEX BUS BUFFERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 54HC365

ESCC Detail Specification No. 9401/052

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 44

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS HEX BUS BUFFERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 54HC365

ESA/SCC Detail Specification No. 9401/052

space components coordination group

			Approved by		
-	lssue∕Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
•	Issue 1	August 1992	Tomarent	1 Litter	
	Revision 'A'	May 1994	Tomment	I leiter	
	Revision 'B'	June 1995	Tomment	Alon	
	Revision 'C'	March 2002	71.300	Am	



ISSUE 1


PAGE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	May '94	Cover Page. DCN P6. Table 1(a) : Lead Material and/or Finish amended. : Variants 10 and 11 added. P12A. Figure 2(g) : Figure 2(g) added. P13. Notes : Title amended to include "2(g)". : Note 13 added. P18. Para. 4.4.2 : Lead Finish, Types amended.	None None 221050 22988 22988 22988 22988 22988 22988 221050
'B'	June '95	P1. Cover Page P2. DCN P12A. Figure 2(g) : In the table, dimensions A and B min. amended	None None 221256
.С.	Mar. '02	 P1. Cover page P2. DCN P4. T of C : Appendix 'B', Manufacturer change P5. Para. 1.3 : New sentence added P6. Table 1(a) : New Variants 12 and 13 added P7. Figure 2(a) : Side Elevation corrected Dimension 'C' amended P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P13. Notes to Figures : Title amended to include SO P134. Figure 3(a) : Titles amended to include SO P18. Para. 4.3.2 : Text amended to include SO Para. 4.5.2 : Text amended to include SO packages P44. Appendix 'B' : Manufacturer reference changed : New deviations added 	None 221603 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221603 221603

		DAO		
	ESA/SCC Detail Specification	PAGE	3	
		ISSUE	1	
	No. 9401/052			
		~~~~~		
	TABLE OF CONTENTS			
1.	GENERAL		Page	
			5	
1.1	Scope		5	
1.2 1.3	Component Type Variants Maximum Ratings		5	
1.4	Parameter Derating Information		5	
1.5	Physical Dimensions		5	
1.6	Pin Assignment		5	
1.7	Truth Table		5	
1.8	Circuit Schematic		5	
1.9	Functional Diagram		5	
1.10	Handling Precautions		5	
1.11	Input and Output Protection Networks		5 5	
			Ŭ	
2.	APPLICABLE DOCUMENTS		17	
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS			
4.	REQUIREMENTS		17	
4.1	General		17	
4.2	Deviations from Generic Specification		17	
4.2.1	Deviations from Special In-process Controls		17	
4.2.2	Deviations from Final Production Tests		17	
4.2.3	Deviations from Burn-in Tests		17	
4.2.4	Deviations from Qualification Tests		17	
4.2.5	Deviations from Lot Acceptance Tests		18	
4.3	Mechanical Requirements		18	
4.3.1	Dimension Check		18	
4.3.2	Weight		18	
4.4	Materials and Finishes		18	
4.4.1	Case		18	
4.4.2	Lead Material and Finish		18	
4.5	Marking		18	
4.5.1	General		18	
4.5.2	Lead Identification		18	
4.5.3	The SCC Component Number		19	
4.5.4	Traceability Information		19	
4.6	Electrical Measurements		19	
4.6.1	Electrical Measurements at Room Temperature		19	
4.6.2	Electrical Measurements at High and Low Temperatures		19	
4.6.3	Circuits for Electrical Measurements		19	
4.7	Burn-in Tests		19	
4.7.1	Parameter Drift Values		19	
4.7.2	Conditions for H.T.R.B. and Power Burn-in		19	
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	49	19	
4.8	Environmental and Endurance Tests	•	39	
4,8.1	Electrical Measurements on Completion of Environmental-Tests	na ing	39	
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests		39	
4.8.3	Electrical Measurements on Completion of Endurance Tests	• •	39	
4.8.4	Conditions for Operating Life Tests	-	39	
4.8.5 4.8.6	Electrical Circuits for Operating Life Tests		39	
-1.0.0	Conditions for High Temperature Storage Test	-	39	

	see	ESA/SCC Detail Specification No. 9401/052	Rev. 'C'	PAGE	4
4.9	Total Doop Irradiation T		***************************************	****	Page
4.9.1	Total Dose Irradiation T Application	esting			39
4.9.2	Bias Conditions			•	39
4.9.3	Electrical Measurement	3			39 39
TABLI	<u>ES</u>				
1(a)	Type Variants				e
1(b)	Maximum Ratings				6 6
2	Electrical Measurement	at Room Temperature - d.c. Parameters	S		20
	Electrical Measurement	s at Room Temperature - a.c. Parameters	5		24
3	Electrical Measurement	s at High and Low Temperatures			26
4	Parameter Drift Values				34
5(a) 5(b)	Conditions for Burn-in F	igh Temperature Reverse Bias, N-Chann	iels		35
5(c) 5(c)	Conditions for Domer B	igh Temperature Reverse Bias, P-Chann urn-in and Operating Life Test	els		35
6	Electrical Measurement	on Completion of Environmental Tests	and		36 40
	at Intermediate Points a	nd on Completion of Endurance Testing			40
7	Electrical Measurements	During and on Completion of Irradiation	Testing		42
FIGUR	IES				
1	Not applicable				
2	Physical Dimensions				7
3(a)	Pin Assignment				14
3(b) 3(c)	Truth Table Circuit Schematic				14
3(d)	Functional Diagram				15
<i>7</i> ( <i>M</i> )	Input and Output Protei	tion Networks			15
3(e)	Circuits for Electrical Me				16
					30
4	Electrical Circuit for Bur	n-in High Temperature Reverse Bias. N-C	Channels		37
4 5(a) 5(b)	Electrical Circuit for Bur	n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C	Channels Channels		37 37
4 5(a) 5(b) 5(c)	Electrical Circuit for Bur Electrical Circuit for Pow	n-in High Temperature Reverse Bias, P-C rer Burn-in and Operating Life Test	Channels Channels		37 37 38
4 5(a) 5(b) 5(c)	Electrical Circuit for Bur	n-in High Temperature Reverse Bias, P-C rer Burn-in and Operating Life Test	Channels Channels		37
4 5(a) 5(b) 5(c) 6	Electrical Circuit for Bur Electrical Circuit for Pow	n-in High Temperature Reverse Bias, P-C ver Burn-in and Operating Life Test iation Testing	Channels Channels		37 38
3(e) 4 5(a) 5(b) 5(c) 6 <b>APPEN</b> (A' (B'	Electrical Circuit for Bur Electrical Circuit for Pow Bias Conditions for Irrad IDICES (Applicable to spe AGREED DEVIATIONS	n-in High Temperature Reverse Bias, P-C ver Burn-in and Operating Life Test iation Testing	Channels Channels		37 38



#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Hex Bus Buffer, with 3-State Outputs, based on Type 54HC365. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).

As per ligure s(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



6

PAGE

### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.J.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

#### TABLE 1(b) - MAXIMUM RATINGS


NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	v	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	420	mW	Note 4
5	Supply Current	IDDop	70	mA	
6	Operating Temperature Range	T _{op}	-55 to + 125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	******
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $I_{IC} = \pm 20 \text{mA}$ .
- 3. Output current limited to  $I_{OUT} = \pm 35 \text{mA.}$
- 4. The maximum device dissipation is determined by IDDop max. (70mA) x 6.0V.
- 5.- Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.


#### FIGURE 1 - PARAMETER DERATING INFORMATION


Not applicable.



#### FIGURE 2 - PHYSICAL DIMENSIONS

### FIGURE 2(a) - FLAT PACKAGE, 16-PIN






SYMBOL	MILLIMETRES			]
STINBUL	MIN	MAX	NOTES	
A	6.75	7.06		
В	9.76	10.14		
C	1.49	1.95		
D	0.10	0.15	8	
E	8.76	9.01	<b>V</b> 2	
F	1.27 T		5, 9	
G	-0.38	0.48	8	
Н	6.0	~	8	-
L	18.75	22.0	¥	· ·
М	0.33	0.43	,	
N	4.31 TY			

ىب سر ب



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





PAGE 9

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)




NOTES: See Page 13.



## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


#### FIGURE 2(d) - FLAT PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTEO	
O TWDOL	MIN	MAX	NOTES	
A	1.27	2.03		
b	0.38	0.56	8	
C	0.08	0.23	8	
D	9.42	10.16	4	
E	6.27	7.24		
E1	7.00 TY	PICAL	4	
e	1.27 T	/PICAL	5, 9	
L	7.87	8.89	8	
L1	23.88	24.38		
Q	- 0.51	1.02	2	, ,
S	0.25	0.64	7	


NOTES: See Page 13.

ىت مرج



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 16-PIN







<u>.</u>...


#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL





SYMBOL	8	MILLIMETRES		ĺ
	MIN	MAX	NOTES	
A	8.69	9.09		
В	7.80	9.09		
С	0.25	0.51	11	
D	0.89	1.14	12	
E	1.14	1.40	8	
F	⁻ 0.56	0.71	8	 -
G	- 1.27 T	YPICAL	5, 9 📑	
Н	1.63	2.54	, ,	




مر به آ



# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(g) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL.	MILLIM	ETRES	
STWDUL	MIN	MAX	NOTES
A	2.10	2.71	******
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
e	2.54 T	YPICAL	6,9
e1	. 17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	,
К	Ĩ0.90	12.10	
ł	1.14	1.50	8

ىنىما مۇرچى



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### NOTES TO FIGURES 2(a) TO 2(h) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within  $\pm 0.25$ mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat, SO and dual-in-line packages.


16 spaces for chip carrier packages.

- 10. Lead centreline when a is  $0^{\circ}$ .
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.
- 13. For all pins, either pin shape may be supplied.



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(h) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN




SYMBOL	MILLIM	NOTEO	
UTVIDUL	MIN.	MAX.	NOTES
A	6.75	7.06	***************************************
В	9.76	10.14	
С	1.49	1.95	000000000000000000000000000000000000000
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TY	PICAL -	5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYPICAL		
L	L 10		***************************************
M	0.33	0.43	
N	4.31 TY		

NOTES: See Page 13.

يت مريا

80000000000000000000000000000000000000				
<b>BEE</b>	ESA/SCC Detail Specification No. 9401/052	Rev. 'C'	PAGE ISSUE	

#### FIGURE 3(a) - PIN ASSIGNMENT



## FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

### FIGURE 3(b) - TRUTH TABLE (EACH BUFFER)

	INPUTS	*****	OUTPUT
Gī	G2	A	Y
L L H X	L L X H	H L X X	H - t Z Z



ست سرچ No. 9401/052


### FIGURE 3(c) - CIRCUIT SCHEMATIC


Not applicable.

### FIGURE 3(d) - FUNCTIONAL DIAGRAM

G1 G2	(1) (15)	& EN		
A1	(2)		(3)	Y1
A2	(4)	*****	(5)	Y2
AЗ	(6)		(7)	Y3
A4	(10)	******	(9)	Y4
A5	(12)	*****	(11)	Y5
A6	(14)	******	(13)	Y6
			8	

_ -





VARIANTS 06 TO 09

ىت مر ب



#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

(a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.

(b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

#### 4. <u>REQUIREMENTS</u>

#### 4.1 <u>GENERAL</u>

مريد


The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 Deviations from Final Production Tests (Chart II) None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart 1V)</u> None.



#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO package and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 <u>MARKING</u>

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

مر با

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	940105201 BF
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	T	 	1	T	Τ	T		·····
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	11TS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz$ (min) Note 1	~	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	~	-	-
4 to 7	Quiescent Current	dd	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 16) (Pin C 20)	-	0.4	ųА
8 to 15	Input Current Low Level	Ι _{ΙΓ}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ = 6.0V $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-4-6-10-12-14- 15) (Pins C 2-3-5-8-13-15-18- 19)	~	-50	nA
16 to 23	Input Current High Level	βH	3010  -	4(c)			50 *	nA



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
24 to 29	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.3V$ $V_{IN(G1)} = V_{IN(G2)} = 0.3V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	V
30 to 35	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN(G1)} = V_{IN(G2)} = 0.9V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)		0.1	V
36 to 41	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN}(\overline{G_1}) = V_{IN}(\overline{G_2}) = 1.2V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	V
42 to 47	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN}(\overline{G_1}) = V_{IN}(\overline{G_2}) = 0.9V$ $I_{OL} = 6.0mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.26	V
48 to 53	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(G1)} = V_{IN(G2)} = 1.2V$ $I_{OL} = 7.8mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.26	V

NOTES:See Page 23.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST		TEST CONDITIONS	1		£
NO.	CHARACTÉRISTICS	SYMBOL	METHOD MIL-STD	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP			UNIT
			883		C = CCP)	MIN	MAX	
54 to 59	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 1.5V$ $V_{IN(G1)} = V_{IN(G2)} = 0.3V$ $I_{OH} = -20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	1.9	-	V
60 to 65	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN}(G_1) = V_{IN}(G_2) = 0.9V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	4.4		V
66 to 71	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN(G1)} = V_{IN(G2)} = 1.2V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	5.9	-	V
72 to 77	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN(G1)} = V_{IN(G2)} = 0.9V$ $I_{OH} = -6.0mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	3.98	-	V
78 to 83	Output Voltage High Level 5	V _{OH5}	3006  -	4( <del>0</del> )	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN}(G_1) = V_{IN}(G_2) = 1.2V$ $I_{OH} = -7.8mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	5.48	- -	V

NOTES:See Page 23.



PAGE 23

÷. .

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	IITS	UNIT
		0111000	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
84	Threshold Voltage N-Channel	V _{THN}	-	4(f)	$\overline{G1}$ Input at Ground All Other Inputs: V _{IN} = 5.0V V _{DD} = 5.0V, I _{SS} = -10 $\mu$ A (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
85	Threshold Voltage P-Channel	VTHP	-	4(g)	$\overline{G1}$ Input at Ground All Other Inputs: V _{IN} = -5.0Vdc V _{SS} = -5.0V, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.45	1.35	V
86 to 93	Input Clamp Voltage (to V _{SS} )	V _{IC1}	-	4(h)	$\begin{array}{ll} I_{IN} & (\text{Under Test}) = -0.1\text{mA} \\ V_{DD} = & \text{Open}, \ V_{SS} = 0\text{V} \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-4-6-10-12-14-15}) \\ & (\text{Pins C 2-3-5-8-13-15-18-19}) \end{array}$	-0.4	-0.9	V
94 to 101	Input ClampVoltage (to V _{DD} )	V _{IC2}	-	4(h)	$\begin{array}{ll} I_{IN} & (\text{Under Test}) &= 0.1 \text{mA} \\ V_{DD} &= 0 \text{V}, \ V_{SS} &= \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-4-6-10-12-14-15}) \\ & (\text{Pins C 2-3-5-8-13-15-18-19}) \end{array}$	0.4	0.9	V
102 to 107	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)	$V_{IN(G_1)}$ or $V_{IN(G_2)} = 6.0V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{OUT} = 0V$ $V_{DD} = 6.0V$ , $V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	- 0.5	μA
108 to 113	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$ \begin{array}{l} V_{\rm IN}(\overline{\rm G1}) \mbox{ or } V_{\rm IN}(\overline{\rm G2}) = 6.0V \\ V_{\rm IN} \mbox{ (Remaining Inputs)} = 0V \\ V_{\rm OUT} = 6.0V \\ V_{\rm DD} = 6.0V, \mbox{ V}_{\rm SS} = 0V \\ (\rm Pins \ D/F \ 3-5-7-9-11-13) \\ (\rm Pins \ C \ 4-7-9-12-14-17) \end{array} $	~	0.5	μA

#### NOTES

1. Maximum time to output comparator strobe 30µs.

2. Test each pattern of Figure 4(a).

- 3. Guaranteed but not tested.
- 4. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
114 to 121	Input Capacitance	C _{IN}	3012	4(j)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc}$ $V_{DD} = V_{SS} = 0 \text{V}$ Note 3 (Pins D/F 1-2-4-6-10-12- 14-15) (Pins C 2-3-5-8-13-15-18- 19)	-	10	pF
122	Propagation Delay Low to High (A1 to Y1)	tрLH	3003	4(k)	$\begin{array}{l} Buffer \ Under \ Test: \\ V_{IN} = Pulse \ Generator \\ V_{IN(G1)} = V_{IN(G2)} = 0.9V \\ V_{IN} \ (Remaining \ Inputs) \\ = 0V \\ V_{DD} = 4.5V, \ V_{SS} = 0V \\ Note \ 4 \\ \underline{Pins \ D/F} \qquad \underline{Pins \ C} \\ 2 \ to \ 3 \qquad 3 \ to \ 4 \end{array}$	-	29	ns
123	Propagation Delay High to Low (A1 to Y1)	tρΗL	3003	4(k)	$\begin{array}{l} \text{Buffer Under Test:} \\ V_{\text{IN}} = \text{Pulse Generator} \\ V_{\text{IN}(\overline{G1})} = V_{\text{IN}(\overline{G2})} = 0.9 \text{V} \\ V_{\text{IN}} (\text{Remaining Inputs}) \\ = 0 \text{V} \\ V_{\text{DD}} = 4.5 \text{V}, \ V_{\text{SS}} = 0 \text{V} \\ \text{Note 4} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 2 \text{ to } 3 \qquad 3 \text{ to } 4 \end{array}$	-	29	ns
124	Transition Time Low to High	t⊤∟н	3004	4(k)	Buffer Under Test: $V_{IN}$ = Pulse Generator $V_{IN}(\overline{G_1}) = V_{IN}(\overline{G_2}) = 0.9V$ $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Note 4 (Pin D/F 3) (Pin C 4)	-	12	ns
125	Transition Time High to Low	t _{THL}	3004  - -	4(k)	Buffer Under Test: $V_{IN} =$ Pulse Generator $V_{IN(G1)} = V_{IN(G2)} = 0.9V$ $V_{IN}$ (Remaining Inputs) = 0V - $V_{DD} = 4.5V$ , $V_{SS} = 0V$ Note 4 (Pin D/F 3) (Pin C 4)		12	ns



PAGE 25

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
126	Output Enable Time High Impedance to Low Output (G2 to Y6)	t _{PZL}	3003	4(k)	$\begin{array}{l} V_{IN(\overline{G2})} = \text{Pulse Generator} \\ V_{IN(A6)} &= 0.9 \text{V} \\ V_{IN} (\text{Remaining Inputs}) \\ = 0 \text{V} \\ V_{DD} = 4.5 \text{V}, \ V_{SS} = 0 \text{V} \\ \text{Note 4} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 15 \text{ to } 13 \qquad 19 \text{ to } 17 \end{array}$	-	38	ns
127	Output Enable Time High Impedance to High Output (G2 to Y6)	t _{PZH}	3003	4(k)	$\begin{array}{l} V_{IN(\overline{G2})} = \text{Pulse Generator} \\ V_{IN(A6)} = 3.15 \text{V} \\ V_{IN} (\text{Remaining Inputs}) \\ = 0 \text{V} \\ V_{DD} = 4.5 \text{V}, \ V_{SS} = 0 \text{V} \\ \text{Note 4} \\ \underline{\text{Pins D/F}}  \underline{\text{Pins C}} \\ 15 \text{ to } 13  19 \text{ to } 17 \end{array}$	-	38	ns
128	Output Disable Time Low Output to High Impedance (G2 to Y6)	t _{PLZ}	3003	4(k)	$V_{IN(G2)} = Pulse Generator$ $V_{IN(A6)} = 0.9V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 4 $\frac{Pins D/F}{15 \text{ to } 13}  \frac{Pins C}{19 \text{ to } 17}$	-	35	ns
129	Output Disable Time High Output to High Impedance (G2 to Y6)	tрнz	3003	4(k)	$V_{IN(G2)} = Pulse Generator$ $V_{IN(A6)} = 3.15V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 4 $\underline{Pins D/F} \qquad \underline{Pins C}$ 15 to 13 19 to 17	-	35	ns

NOTES: See Page 23.

ىپ مرج

~



## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	1103.	C = CCP	MIN	MAX	-
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ $t_r < 1.0\mu s$ , $f = 10 kHz$ (min) Note 1	-		-
2	Functional Test 2	~	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 7	Quiescent Current	IDD	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin D/F 16) (Pin C 20)	~	8.0	μА
8 to 15	Input Current Low Level	I _{IL.}	3009	4(b)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0 V \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 6.0 V \\ V_{DD} \; = \; 6.0 V, \; V_{SS} \; = \; 0 V \\ (\text{Pins D/F 1-2-4-6-10-12-14-15}) \\ (\text{Pins C 2-3-5-8-13-15-18-19}) \end{array}$	-	-1.0	μΑ
16 to 23	Input Current High Level	lін	3010	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 6.0 \text{V} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 0 \text{V} \\ V_{DD} \; = \; 6.0 \text{V}, \; V_{SS} \; = \; 0 \text{V} \\ (\text{Pins D/F 1-2-4-6-10-12-14-15}) \\ (\text{Pins C 2-3-5-8-13-15-18-19}) \end{array}$		1.0	μΑ

NOTES: See Page 23.



# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
		OTMOOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
24 to 29	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.3V$ $V_{IN(G1)} = V_{IN(G2)} = 0.3V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	~	0.1	V
30 to 35	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: $V_{IN} \approx 0.9V$ $V_{IN(G1)} = V_{IN(G2)} = 0.9V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	~	0.1	V
36 to 41	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(G1)} = V_{IN(G2)} = 1.2V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.1	V
42 to 47	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN(G_1)} = V_{IN(G_2)} = 0.9V$ $I_{OL} = 6.0mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	-	0.4	V
48 to 53	Output Voltage Low Level 5	V _{OL5}	3007  -	4(d)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(G1)} = V_{IN(G2)} = 1.2V$ $I_{OL} = 7.8mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)		0.4	V

NOTES:See Page 23.



# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

			TEST		TEST CONDITIONS	LIN	[	
NO.	CHARACTÉRISTICS	SYMBOL	METHOD MIL-STD 883	FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
54 to 59	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 1.5V$ $V_{IN(G1)} = V_{IN(G2)} = 0.3V$ $I_{OH} = -20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	1.9	~	V
60 to 65	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN(G1)} = V_{IN(G2)} = 0.9V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	4.4	-	V
66 to 71	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN(G1)} = V_{IN(G2)} = 1.2V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	5.9	-	V
72 to 77	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN}(\overline{G1}) = V_{IN}(\overline{G2}) = 0.9V$ $I_{OH} = -6.0mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	3.7	~	V
78 to 83	Output Voltage High Level 5	V _{OH5}	3006  - -	4(e)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN(G1)} = V_{IN(G2)} = 1.2V$ $I_{OH} = -7.8mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	5.2	• • • •	V

NOTES:See Page 23.



ISSUE 1

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIM	UNIT	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
86 to 93	Input Clamp Voltage (to V _{SS} )	V _{IC1}	-	4(h)	$\begin{array}{ll} I_{IN} & (\text{Under Test}) = -0.1\text{mA} \\ V_{DD} = & \text{Open}, \ V_{SS} = 0\text{V} \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-4-6-10-12-14-15}) \\ & (\text{Pins C 2-3-5-8-13-15-18-19}) \end{array}$	-0.1	-1.2	V
94 to 101	Input ClampVoltage (to V _{DD} )	V _{IC2}	-	4(h)	$\begin{array}{ll} I_{IN} & (\text{Under Test}) &= 0.1\text{mA} \\ V_{DD} &= 0\text{V}, \ V_{SS} &= \text{Open}, \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-4-6-10-12-14-15}) \\ & (\text{Pins C 2-3-5-8-13-15-18-19}) \end{array}$	0.1	1.2	V
102 to 107	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)		-	- 10	μA
108 to 113	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$\begin{array}{l} V_{IN(\overline{G1})} \text{ or } V_{IN(\overline{G2})} = 6.0V \\ V_{IN} (Remaining Inputs) = 0V \\ V_{OUT} = 6.0V \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins D/F 3-5-7-9-11-13) \\ (Pins C 4-7-9-12-14-17) \end{array}$	-	10	μΑ

NOTES: See Page 23.

... مر به



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

Γ		INPUTS													DAOKAOE			
	PATTERN								OUTPUTS						PACKAGE	D.C. SUPPLY		
	NO.	1 2	2 3	4 5	6 8	10 13	12 15	14 18	15 19	3 4	5 7	7 9	9 12	11 14	13 17	DIL, FP CCP	8 10	16 20
ſ	1	0	0	0	0	0	0	0	0		*******	OP	EN				V _{SS}	V _{DD}
	2	0	1	1	1	1	1	1	0			OPI	ΞN					
	3	1	1	1	1	0	0	0	0			OPI	ΞN					
	4	0	0	0	0	1	1	1	1			OPE	EN				*	Ŵ


### FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

#### NOTES

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .


FIGURE 4(b) - INPUT CURRENT LOW LEVEL

#### FIGURE 4(c) - INPUT CURRENT HIGH LEVEL






.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



#### <u>NOTES</u>


- 1.  $V_{IN} = V_{IL}(max)$  with  $\overline{G1}$  and  $\overline{G2}$  at  $V_{IL}(max)$ .
- 2. Each output to be tested separately.


#### **NOTES**

- 1.  $V_{IN} = V_{IH}(min)$  with  $\overline{G1}$  and  $\overline{G2}$  at  $V_{IL}(max)$ .
- 2. Each output to be tested separately.


#### FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL


### FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL






### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)










#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



#### FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME

## <u>NOTES</u>

1. Pulse Generator:  $V_p = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6ns$ , f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .

2.  $C_L = 50 pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



ىت. مر ب No. 9401/052

## TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 120	nA
8 to 15	Input Current Low Level	1 _{11_}	As per Table 2	As per Table 2	±20	nA
16 to 23	Input Current High Level	l _{IH}	As per Table 2	As per Table 2	±20	nA
42 to 47	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	V
72 to 77	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	V
84	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
85	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V



## TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	Vour	Open or V _{SS}	-
3	Inputs - (Pins D/F 1-2-4-6-10-12-14-15) (Pins C 2-3-5-8-13-15-18-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0(+0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) Pin C10)	V _{SS}	0	V
6	Duration	t	72	Hours

#### <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega min$ . to  $10k\Omega max$ .

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	V _{OUT}	Open or V _{DD}	-
3	Inputs - (Pins D/F 1-2-4-6-10-12-14-15) (Pins C 2-3-5-8-13-15-18-19)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) Pin C10)	V _{SS}	0	V
6	Duration	t	72	Hours

#### <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

-2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



• •--•--

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST


NO.	CHARACTERISTICS		SYMBOL	CONDITIONS	UNIT
1	Ambient Te	emperature	T _{amb}	+ 125( + 0-5)	°C
2	Outputs -	(Pins D/F 3-5-7-9-11-13) (Pins C 4-7-9-12-14-17)	V _{OUT}	V _{DD}	V
3	Inputs -	(Pins D/F 2-4-6-10-12-14) (Pins C 3-5-8-13-15-18)	V _{IN}	V _{GEN1}	Vac
4	Inputs -	(Pins D/F 1-15) (Pins C 2-19)	V _{IN}	V _{GEN2}	Vac
5	Pulse Voltage		V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave		f _{GEN1} f _{GEN2}	100k ±10% 50k ±10% 50 ± 15% Duty Cycle t _r = t _f ≤ 400ns	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)		V _{DD}	6.0( + 0-0.5)	V
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)		V _{SS}	0	V

#### <u>NOTES</u>


ىت. مربع

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.




## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS




#### NOTES 1. Pin numbers in parenthesis are for the chip carrier package.


## FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



- -

NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

ىت مر ب



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \text{ °C}$ .

#### 4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

مر با

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 <u>Bias Conditions</u>

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

#### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING


NO.	CHARACTERISTICS	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
		0 mboz	TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX		
1	Functional Test 1	-	As per Table 2	As per Table 2	-	~	-	-	
2	Functional Test 2	-	As per Table 2	As per Table 2	-		-	-	
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-	
4 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.12		0.4	μΑ	
8 to 15	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	± 20	-	~ 50	nA	
16 to 23	Input Current High Level	ΙŧΗ	As per Table 2	As per Table 2	± 20	-	50	nA	
42 to 47	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026		0.26	V	
48 to 53	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	± 0.026	-	0.26	V	
72 to 77	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	3.98	-	V	
78 to 83	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	± 0.2	5.48	-	V	
84	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-0.45	- 1.45	V	
85	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	0.45	1.35	V	
102 to 107	Output Leakage Current Third State (Low Level Applied)	Iozl	As per Table 2	As per Table 2	± 0.2	·	- 0.5	μА	
108 to 113	Output Leakage Current Third State (High Level Applied)	l _{OZH}	As per Table 2	As per Table 2	± 0.2	• •	0.5	μА	

#### <u>NOTES</u>

 The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



#### FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



#### <u>NOTES</u>

سري -

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



ىب مرج No. 9401/052

- -

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
4 to 7	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	~	-	40	μΑ
84	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.6	- 0.4	- 1.5	V
85	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.6	0.4	1.4	V



#### APPENDIX 'A'

### Page 1 of 1

# AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para, 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go- tests and presented in histogram form is required.







ست سر ج

## APPENDIX 'B'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.