

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS, BASED ON TYPE 54HC623 ESCC Detail Specification No. 9405/016

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 45

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS OCTAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 54HC623

ESA/SCC Detail Specification No. 9405/016

space components coordination group


			Approved by		
-	lssue/Rev.	Date .	SCCG Chairman	ESA Director General or his Deputy	
	Issue 1	September 1992	12mmeres	S. Jako	
Î	Revision 'A'	July 1994 -	Tomment	Jan leite	
	Revision 'B'	March 2002	7.200	Am	
ľ					




PAGE 2

DOCUMENTATION CHANGE NOTICE

'A' July '94 P1. Cover page P2. DCN Lead Material and/or Finish amended P18. Para. 4.4.2 None None P21050 P3. Fable 1(a) P18. Para. 4.4.2 Lead Material and/or Finish amended P23. Table 2 221050 P21. Table 2 P23. Fable 3 Nos. 78 to 52 amended Nos. 38 to 103 amended P23. Table 3 23641 P23. Table 3 P31. Figure 4(a) P41. Table 6 Patterns 3 and 4 amended P41. Table 6 23641 P23. Figure 2(a) P13. Notes to Figures 'B' Mar. '02 P1. Cover page P5. Para. 1.3 Now Variants 10 and 11 added P3. Figure 2(c) P13. Notes to Figures None None None None P14. Figure 3(a) P14. Figure 3(a) P14. Figure 3(b) P14. Figure 3(c) P14. Figure 3(c) P15. Para. 4.3.2 Note Stot and doe Not 221651 Para. 4.2.2 P45. Appendix 'B'. Manufacturer change P45. Para. 4.3.2 Sub-tite amended to include SO P21651 P14. Figure 2(c) P13. Notes to Figures 221650 P21651 Para. 4.3.2 P14. Figure 3(a) P15. Para. 4.3.2 Sub-tite amended to include SO P21651 Para. 4.3.2 221651 Para. 4.3.2 P45. Appendix 'B' Manufacturer reference changed 221603 P46. Appendix 'B' New deviations added 221603	Rev. Letter	Rev. Date	CHANGE Reference Item	***************************************	Approved DCR No.
P2.DCNNoneP4.T of CAppendix 'B', Manufacturer change221603P5.Para. 1.3New sentence added221603P6.Table 1(a)New Variants 10 and 11 added221561P9.Figure 2(c)In the drawing, Pin 20 location corrected221561P13.Notes to FiguresTitle amended to read 2(e) to 2(g)221561P134.Figure 2(g)New Figure added221561P14.Figure 3(a)Sub-title amended to include SO221561P18.Para. 4.3.2Text amended to include SO221561P45.Appendix 'B'Manufacturer reference changed221561P45.Appendix 'B'Manufacturer reference changed221603	'A'	July '94	P2.DCN:P6.Table 1(a):P18.Para. 4.4.2:P21.Table 2:P23.Nos. 78 to 92 amendedP28.Table 3P31.Figure 4(a)P31.Figure 4(a)	ded	None 221050 221050 23641 23641 23641 23641 23641 23641
	β'	Mar. '02	P2.DCN:P4.T of C:P5.Para. 1.3:P6.Table 1(a):P9.Figure 2(c):P13.Notes to Figures:P134.Figure 2(g):P134.Figure 3(a):P18.Para. 4.3.2:Para. 4.4.2New sentence inserted after 'No.Para. 4.5.2:P45.Appendix 'B'P45.Appendix 'B'Para. 4.42:P45.Appendix 'B'P45.Manufacturer reference changed	rrected) O 23500'	None 221603 221603 221561 221550 221561 221561 221561 221561 221561 221561 221561 221561 221561



	see /	ESA/SCC Detail Specification No. 9405/016	Rev. 'B'	PAGE 4	4
A 0	Total Dece has d'alles T				P
4.9 4.9.1	Total Dose Irradiation T Application	esting			
4.9.2	Bias Conditions				
4.9.3	Electrical Measurement	S			
TABLE	<u> </u>				
1(a)	Type Variants				
1(b)	Maximum Ratings				
2	Electrical Measurement	s at Room Temperature - d.c. Parameters			
3	Electrical Measurement	s at Room Temperature - a.c. Parameters			
4	Parameter Drift Values	s at High and Low Temperatures			
5(a)		ligh Temperature Reverse Bias, N-Channe	ale		
5(b)	Conditions for Burn-in F	ligh Temperature Reverse Bias, P-Channe			
5(c)	Conditions for Power Bu	urn-in and Operating Life Test			
6	Electrical Measurement	s on Completion of Environmental Tests	and		
7	Electrical Measurement	nd on Completion of Endurance Testing s During and on Completion of Irradiation	Testina		
<u>FIGUR</u>					
1	Not applicable				
2	Physical Dimensions				
3(a)	Pin Assignment				
3(b)	Truth Table				
3(c) 3(d)	Circuit Schematic				
3(d) 3(e)	Functional Diagram Input and Output Protec	tion Notworko			
4	Circuits for Electrical Me				
5(a)		n-in High Temperature Reverse Bias, N-C	hannels		
5(b)	Electrical Circuit for Bur	n-in High Temperature Reverse Bias, P-C	hannels		
5(c)	Electrical Circuit for Pow	ver Burn-in and Operating Life Test			
6	Bias Conditions for Irrad	iation Testing			
<u>APPEN</u>	IDICES (Applicable to spe	cific Manufacturers only)			
'A'		FOR TEXAS INSTRUMENTS (F)			
'B'		FOR ST MICROELECTRONICS (F)			



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed HCMOS Octal Bus Transceiver, with 3-State Outputs, based on Type 54HC623. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	420	mW	Note 4
5	Supply Current	IDDop	70	mA	***************************************
6	Operating Temperature Range	Т _{ор}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.

- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 35 \text{mA}$. 4. The maximum device dissipation is determined by I_{DDop} max. (70mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same - lead shall not be resoldered until 3 minutes have elapsed.
- 6." Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION


Not applicable.



ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 20-PIN




NOTES: See Page 13.


~ ~,



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN






SYMBOL	MILLIM	ETRES	NOTES
STMDUL	MIN	MAX	NOTES
A	2.10	2.72	
a1	30	3.70	
a2	0.63	1.14	3
В	1.93	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	25.14	25.65	
E	7.36	7 87	
e	2 54 T	YPICAL	6, 9
e1	22 73	22 99	
e2	7.62	8 12	
F	-7.11	7 62	
1	~	3 86	~ ~ ~
К	11.30	11.56	
l	1.27 T)	PICAL	8 [,]

NOTES: See Page 13



PAGE 9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



NOTES: See Page 13.





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	NUTES
A	1.14	2.34	
b	0.38	0.56	8
C	0 08	0 23	8
D	-	12.95	4
E	6 60	7.65	
E1	8.15 T	PICAL	4
е	1.27 T	YPICAL	5, 9
L	6.35	9.40	8
L1	18.90	25.90	
Q	0.25	1-02	~ 2 ~ ~
S	0.13	1.14	7,

-


NOTES: See Page 13

-. E



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 20-PIN





NOTES: See Page 13.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL





SYMBOL	MILLIMETRES		NOTES	
JTWDOL	MIN	MAX	NOTES	
A	8.69	9.09		
В	7.80	9.09		
С	0.25	0.51	11	
D	0 89	1,14	12	
E	1 14	1.40	8	
F	0.56	0.71	. 8	
G	1.27 TYPICAL		5, 9	
н	1.63	2.54	, ,	



NOTES: See Page 13.



PAGE 13

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat, SO and dual-in-line packages.
 - 16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



SYMBOL	WILLIME I RES		NOTES
O TIMOOL	MIN.	MAX.	NULES
A	6.99	7.24	\$
В	12.83	13.08	000000000000000000000000000000000000000
С	1.47	1.85	20000000000000000000000000000000000000
D	0.076	0.152	8
E	11.3	11.56	
F	- 1.27 T	YPICAL	⁻ 5, 9
F G	- <u>1.27 T`</u> 0.38	YPICAL 0.48	<u>- 5, 9</u> 8
F G H			- <u>5, 9</u> <u>8</u> 8
F G H K	0.38 - 0.60	0.48	⁻ 5,9 8 8
F G H K L	0.38 - 0.60	0.48 0.90	- 5, 9 8 8
F G H K L M	0.38 - 0.60	0.48 0.90 YPICAL	7 5, 9 8 8

NOTES: See Page 13.

ر بر مربر ***********

FIGURE 3(a) - PIN ASSIGNMENT

B6

B7

B8

VSS

A8

13

12 (

11

10 (

9




FIGURE 3(b) - TRUTH TABLE

CONTRO	L INPUTS	OPERATION	
GBA	GAB	OPERATION	
L	L	B data to A bus	
H	М	A data to B bus	
H L		A and B = Z	
L	H	A and $B = Z$	

NOTES 1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance.





-... No. 9405/016

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM







2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V_{IC} = Input Clamp Voltage.
- I_{IC} = Input Clamp Diode Current.

4. <u>REQUIREMENTS</u>

4.1 <u>GENERAL</u>


The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing. Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 Deviations from Final Production Tests (Chart II) None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 **Dimension Check**

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

1

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500 (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

<u>9</u>	40501601BF
Detail Specification Number	
Type Variant (see Table 1(a))	[]
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5) \degree$ C and -55 (+5.0) \degree C respectively.

4.6 3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4

4.7 <u>BURN-IN TESTS</u>

4.7.1 Parameter Drift Values

The parameter drift values applicable to H T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000 The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7 3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IŤŚ	UNIT
	CHANACTERISTICS	STMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	ONIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz(min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz(min) Note 1	-	-	-
3	Functional Test 3	-	- 3(b) Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz(min) Note 1				-	-
4 to 9	Quiescent Current	dal	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	0.4	μΑ
10 to 11	Input Current Low Level	l _{IL}	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 1-19)	-	-50	nA
12 to 13	Input Current High Level	l _{it-i}	3010	4(c)	$V_{IN} (Under Test) = 6.0V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 1-19)	-	50	nA
14 to 29	Output Voltage Low Level 1	w Level 1 $V_{IN} = 0.3V$ $V_{IN}(\overline{GBA}) = V_{IN}(\overline{GAB})$ $= 0.3V \text{ or } 1.5V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or		$V_{IN} = 0.3V$ $V_{IN}(\overline{GBA}) = V_{IN}(\overline{GAB})$ $= 0.3V \text{ or } 1.5V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V, V_{SS} = 0V$	-	0.1	V	



PAGE 21

ISSUE 1

Rev. 'A'

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTÉRISTIĆS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LİN	IITS	
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
30 to 45	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Transceiver Under Test: $V_{IN} = 0.9V$ $V_{IN}(\overline{GBA}) = V_{IN}(GAB)$ = 0.9V or $3.15VI_{OL} = 20\mu AAll Other Inputs: V_{IN} = 0VV_{DD} = 4.5V, V_{SS} = 0V(Pins 2-3-4-5-6-7-8-9 or11-12-13-14-15-16-17-18)$	-	0.1	V
46 to 61	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Transceiver Under Test: $V_{IN} = 1.2V$ $V_{IN}(\overline{GBA}) = V_{IN}(GAB)$ = 1.2V or 4.2V $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	-	0.1	V
62 to 77	Output Voltage Low Level 4			4(d)	$\begin{array}{l} \mbox{Transceiver Under Test:} \\ V_{IN} = 0.9V \\ V_{IN(\overline{GBA})} = V_{IN(GAB)} \\ = 0.9V \mbox{ or } 3.15V \\ I_{OL} = 6.0mA \\ \mbox{All Other Inputs: } V_{IN} = 0V \\ V_{DD} = 4.5V, \ V_{SS} = 0V \\ (Pins \ 2-3-4-5-6-7-8-9 \ or \\ 11-12-13-14-15-16-17-18) \end{array}$	-	0.26	V
78 to 93	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Transceiver Under Test: $V_{IN} = 1.2V$ $V_{IN(GBA)} = V_{IN(GAB)}$ = 1.2V or 4.2V $I_{OL} = 7.8mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	-	0.26	V
94 to 109	Output Voltage High Level 1	V _{OH1}	3006 - - - -	4(0)	Transceiver Under Test: $V_{IN} = 1.5V$ $V_{IN}(GBA) = V_{IN}(GAB)$ = 0.3V or 1:5V $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	1.9	- 	V

NOTES: See Page 23.



PAGE 22

. -

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIN	ITS	
		OTMOOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
110 to 125	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Transceiver Under Test: $V_{IN} = 3.15V$ $V_{IN(\overline{GBA})} = V_{IN(GAB)}$ = 0.9V or 3.15V $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	4.4	-	V
126 to 141	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Transceiver Under Test: $V_{IN} = 4.2V$ $V_{IN(GBA)} = V_{IN(GAB)}$ = 1.2V or 4.2V $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	5.9	•	V
142 to 157	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Transceiver Under Test: $V_{IN} = 3.15V$ $V_{IN}(\overline{GBA}) = V_{IN}(GAB)$ = 0.9V or 3.15V $I_{OH} = -6.0mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	3.98	-	V
158 to 173	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Transceiver Under Test: $V_{IN} = 4.2V$ $V_{IN}(\overline{GBA}) = V_{IN}(GAB)$ = 1.2V or 4.2V $I_{OH} = -7.8mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	5.48	-	V
174	Threshold Voltage N-Channel	V _{THN}		4(f)	$\overline{\text{GBA}}$ and GAB inputs at Ground B Bus inputs: $V_{\text{IN}} = 5.0 \forall^{-}$ $V_{\text{DD}} = 5.0 \forall$, $I_{\text{SS}} = -10 \mu \text{A}$ (Pin 10)	-0.45	•1.45 *	V

NOTES: See Page 23.



Rev. 'A'

ISSUE 1

PAGE 23

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LÍŃ	IITS	UNIT
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	ONIT
175	Threshold Voltage P-Channel	V _{THP}	-	4(g)	$\overline{\text{GBA}}$ and GAB Inputs at Ground A Bus Inputs: $V_{\text{IN}} = -5.0 \text{Vdc}$ $V_{\text{SS}} = -5.0 \text{V}$, $I_{\text{DD}} = 10 \mu \text{A}$ (Pin 20)	0.45	1.35	V
176 to 193	Input Clamp Voltage (to V _{SS})	(Pin 20)						V
194 to 211	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$\begin{array}{l} I_{\rm IN} \; ({\rm Under \; Test}) \; = \; 0.1 {\rm mA} \\ V_{\rm DD} \; = \; 0{\rm V}, \; V_{\rm SS} \; = \; {\rm Open}, \\ {\rm All \; Other \; Pins \; Open} \\ ({\rm Pins \; 1-19}) \\ ({\rm Pins \; 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18}) \end{array}$	0.4 0.25	0.9 1.2	V
212 to 227	Output Leakage Current Third State (Low Level Applied)	Iozl	3006	4(i)	$\begin{array}{l} \overline{V_{IN(GBA)}} = 6.0V \text{ or } 0V \\ V_{IN(GAB)} = 0V \text{ or } 6.0V \\ V_{IN} (Remaining Inputs) = 0V \\ V_{OUT} = 0V \\ V_{DD} = 6.0V, V_{SS} = 0V \\ Note 3 \\ (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18) \end{array}$	-	-0.5	μA
228 to 243	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$V_{IN(\overline{GBA})} = 6.0V \text{ or } 0V$ $V_{IN(\overline{GAB})} = 0V \text{ or } 6.0V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{OUT} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ Note 3 (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18)	-	0.5	μΑ

NOTES

- 1. Maximum time to output comparator strobe 30µs. ÷ -
- 2. Test each pattern of Figure 4(a).
- 3. The parameters include the input currents I_{IL} and I_{IH} .
- 4. Guaranteed but not tested.
- 5. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIN	1ITS	115.07
		STMBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
244 to	Input Capacitance	C _{IN}	3012	4(j)	V _{IN} (Not Under Test) = 0Vdc	-	10	рF
245					$V_{DD} = V_{SS} = 0V$ Note 4 (Pins 1-19)			
246 to 247	Propagation Delay Low to High A1 to B1 B2 to A2	t₽LH	3003	4(k)	Transceiver Under Test: $V_{IN} = Pulse Generator$ $V_{IN(\overline{GBA})} = V_{IN(GAB)}$ = 3.15V or, $V_{IN(\overline{GBA})} = V_{IN(GAB)}$ = 0.9V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 <u>Pins</u> 2 to 18 17 to 3	~	21	ns
248 to 249	Propagation Delay High to Low A1 to B1 B2 to A2	t _{PHL}	3003	4(k)	Transceiver Under Test: $V_{IN} = Pulse Generator$ $V_{IN(GBA)} = V_{IN(GAB)}$ = 3.15V or, $V_{IN(\overline{GBA})} = V_{IN(GAB)}$ = 0.9V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 <u>Pins</u> 2 to 18 17 to 3	-	21	ns
250 to 251	Transition Time t _{TLH} Low to High		3004	4(k)	Transceiver Under Test: V_{IN} = Pulse Generator $V_{IN(GBA)}$ = $V_{IN(GAB)}$ = 3.15V or, $V_{IN(GBA)}$ = $V_{IN(GAB)}$ = 0.9V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = 0V Note 5 (Pins 9-18)_	~	12	ns

NOTES: See Page 23.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIN	IITS	
100.	UNANACTERISTICS	STINBUL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	UNIT
252 to 253	Transition Time High to Low	$V_{IN} = Pulse Ge$ $V_{IN}(\overline{GBA}) = V_{IN}$ $= 3.15V \text{ or,}$ $V_{IN}(\overline{GBA}) = V_{IN}$ $= 0.9V$ $V_{IN} (Remaining)$ $= 0V$ $V_{DD} = 4.5V, V_{S}$ Note 5 (Pins 9-18)		$V_{IN(\overline{GBA})} = V_{IN(GAB)}$ = 0.9V $V_{IN} (Remaining Inputs)$ = 0V $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5	-	12	ns	
254 to 255	Output Enable Time High Impedance to Low Output GBA to B1 GBA to A8	tpzi.	3003	4(k)	$\begin{array}{l} V_{IN(\overline{GBA})} = \text{Pulse} \\ \text{Generator} \\ V_{IN(A1)} \text{ or } V_{IN(B8)} = 0.9 \text{V} \\ V_{IN(GAB)} = 0.9 \text{V or } 3.15 \text{V} \\ V_{IN} (\text{Remaining Inputs}) \\ = 0 \text{V} \\ V_{DD} = 4.5 \text{V}, \text{ V}_{SS} = 0 \text{V} \\ \text{Note 5} \\ \hline \hline Pins \\ 19 \text{ to } 18 \\ 19 \text{ to } 9 \end{array}$	-	42	ns
256 to 257	Output Enable Time High Impedance to High Output GBA to B1 GBA to A8	t _{PZH}	3003	4(k)	$V_{IN}(\overrightarrow{GBA}) = Pulse$ Generator $V_{IN(A1)} \text{ or } V_{IN(B8)} = 3.15V$ $V_{IN(GAB)} = 0.9V \text{ or } 3.15V$ $V_{IN} (Remaining Inputs)$ = 0V $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 \overrightarrow{Pins} 19 to 18 19 to 9	-	42	ns
258 to 259	Output Disable Time Low Output to High Impedance GBA to B1 GBA to A8	t₽LZ	3003	4(k)	$V_{IN(\overline{GBA})} = Pulse$ Generator $V_{IN(A1)} \text{ or } V_{IN(B8)} = 0.9V$ $V_{IN(GAB)} = 0.9V \text{ or } 3.15V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 $Pins$ 19 to 18 19 to 9	- - - -	*	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	1 IAUT
			MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
260 to 261	Output Disable Time High Output to High Impedance GBA to B1 GBA to A8	tрнz	3003	4(k)	$V_{IN(GBA)} = Pulse$ Generator $V_{IN(A1)} \text{ or } V_{IN(B8)} = 3.15V$ $V_{IN(GAB)} = 0.9V \text{ or } 3.15V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 5 $Pins$ 19 to 18 19 to 9	-	36	ns

NOTES: See Page 23.








TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

	T	<u> </u>		[T	****	1
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.		LIN	IITS	UNIT
			883	ria.	(PINS UNDER TEST)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz(min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz(min) Note 1	~	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz(min) Note 1	-	-	-
4 to 9	Quiescent Current	daj	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	8.0	μА
10 to 11	Input Current Low Level	Ι _Ι	3009	4(b)		-	-1.0	μΑ
12 to 13	Input Current High Level	I _{IH}	3010	4(c)	$V_{IN} \text{ (Under Test)} = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 1-19)	-	1.0	μA
14 to 29	Output Voltage Low Level 1	V _{OL1}	3007 - - -	4(d)	$\begin{array}{l} \label{eq:VIN} \hline Transceiver Under Test: \\ V_{IN} = 0.3V \\ V_{IN(GBA)} = V_{IN(GAB)} \\ = 0.3V \mbox{ or } 1.5V \\ I_{OL} = 20\mu A \\ \mbox{All Other Inputs: } V_{IN} = 0V \\ V_{DD} = 2.0V, \ V_{SS} = 0V \\ (Pins \ 2-3-4-5-6-7-8-9 \ \mbox{ or } 11-12-13-14-15-16-17-18}) \end{array}$	· · · ·	0.1	V

NOTES: See Page 23.



ISSUE 1

Rev. 'A'

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMPOL	TEST METHOD	TEST	TEST CONDITIONS	LIN	IITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	MAX	UNIT
30 to 45	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Transceiver Under Test: $V_{IN} = 0.9V$ $V_{IN}(\overline{GBA}) = V_{IN}(GAB)$ = 0.9V or 3.15V $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	-	0.1	V
46 to 61	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Transceiver Under Test: $V_{IN} = 1.2V$ $V_{IN}(\overline{GBA}) = V_{IN}(GAB)$ = 1.2V or 4.2V $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	-	0.1	V
62 to 77	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$\begin{array}{l} \mbox{Transceiver Under Test:} \\ V_{IN} = 0.9V \\ V_{IN(\overline{GBA})} = V_{IN(GAB)} \\ = 0.9V \mbox{ or } 3.15V \\ I_{OL} = 6.0mA \\ \mbox{All Other Inputs: } V_{IN} = 0V \\ V_{DD} = 4.5V, \ V_{SS} = 0V \\ (Pins \ 2-3-4-5-6-7-8-9 \ or \\ 11-12-13-14-15-16-17-18) \end{array}$	-	0.4	V
78 to 93	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Transceiver Under Test: $V_{IN} = 1.2V$ $V_{IN(GBA)} = V_{IN(GAB)}$ = 1.2V or 4.2V $I_{OL} = 7.8mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	-	0.4	V
94 to 109	Output Voltage High Level 1	V _{OH1}	3006	4(0)	Transceiver Under Test: $V_{IN} = 1.5V$ $V_{IN(GBA)} = V_{IN(GAB)}$ = 0.3V or 1:5V $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	1.9	*	V



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

		0.4450	TEST METHOD	TEST	TEST CONDITIONS	LIM	ÎTS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG	(PINS UNDER TEST)	MIN	мах	UNIT
110 to 125	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Transceiver Under Test: $V_{IN} = 3.15V$ $V_{IN}(\overline{GBA}) = V_{IN}(GAB)$ = 0.9V or 3.15V $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	4.4	-	V
126 to 141	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Transceiver Under Test: $V_{IN} = 4.2V$ $V_{IN(GBA)} = V_{IN(GAB)}$ = 1.2V or 4.2V $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	5.9	-	V
142 to 157	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Transceiver Under Test: $V_{IN} \approx 3.15V$ $V_{IN(\overline{GBA})} = V_{IN(GAB)}$ $\approx 0.9V \text{ or } 3.15V$ $I_{OH} \approx -6.0mA$ All Other Inputs: $V_{IN} \approx 0V$ $V_{DD} \approx 4.5V$, $V_{SS} \approx 0V$ (Pins 2-3-4-56-7-8-9 or 11-12-13-14-15-16-17-18)	3.7	-	V
158 to 173	Output Voltage High Level 5	V _{OH5}	3006	4(e)	Transceiver Under Test: $V_{IN} = 4.2V$ $V_{IN}(\overline{GBA}) = V_{IN}(GAB)$ = 1.2V or 4.2V $I_{OH} = -7 \text{ 8mA}$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 2-3-4-5-6-7-8-9 or 11-12-13-14-15-16-17-18)	5.2	-	V
176 to 193	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	$I_{IN} \text{ (Under Test)} = -0.1\text{mA}$ $V_{DD} = \text{ Open, } V_{SS} = 0\text{V}$ All Other Pins Open (Pins 1-19) (Pins 2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17-18)	0.1_ -0.25	-1 2- -1.2	V



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	IŤS	UNIT
100.	CHARACTERISTICS	3 HMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST)	MIN	МАХ	
194 to 211	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$\begin{array}{l} {\sf I}_{\sf IN} \mbox{ (Under Test) = 0.1mA} \\ {\sf V}_{\sf DD} \mbox{ = 0V, } {\sf V}_{\sf SS} \mbox{ = Open,} \\ {\sf All Other Pins Open} \\ ({\sf Pins 1-19}) \\ ({\sf Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18}) \end{array}$	0.1 0.25	1.2 1.2	V
212 to 227	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)	$V_{IN(\overline{GBA})} = 6.0V \text{ or } 0V$ $V_{IN(\overline{GAB})} = 0V \text{ or } 6 0V$ $V_{IN} (Remaining Inputs) = 0V$ $V_{OUT} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ Note 3 (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18)	-	-10	μΑ
228 to 243	Output Leakage Current Third State (High Level Applied)	lozhi	3006	4(i)	$\begin{split} & V_{IN(\overline{GBA})} = 6.0V \text{ or } 0V \\ & V_{IN(GAB)} = 0V \text{ or } 6.0V \\ & V_{IN} (Remaining Inputs) = 0V \\ & V_{OUT} = 6.0V \\ & V_{DD} = 6.0V, V_{SS} = 0V \\ & Note 3 \\ & (Pins 2-3-4-5-6-7-8-9-11-12-13-14-15-16-17-18) \end{split}$	-	10	μA

NOTES: See Page 23.

-**



PAGE 31

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN		INPUTS														D.C. SUPPLY				
NO.	1	2	3	4	5	6	7	8	9	11	12	13	14	15	16	17	18	19	10	20
1	0	~~~~~	*****							0	1	0	1	0	1	0	1	0	V _{SS}	V _{DD}
2	0									1	1	1	1	1	1	1	1	0		
3	1	0	1	0	1	0	1	0	1									1		
4	1	1	1	1	1	1	1	1	1									1		
5	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1		
6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	Ļ	*


NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL






FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL

<u>NOTES</u>


- V_{IN} = V_{IL}(max) and/or V_{IH}(min) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.

NOTES

- 1. V_{IN} = V_{IH}(min) and/or V_{IH}(min) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




NOTES


1. Each input to be tested separately.

NOTES

- 1. GBA Input at 6.0V or 0V with GAB Input at 0V or 6.0V.
- 2. Each output to be tested separately.











FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME



NOTES

- 1. Pulse Generator: $V_{\rho} = 0$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.
- 2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



PAGE 35

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 9	Quiescent Current	ldd	As per Table 2	As per Table 2	± 120	nA
10 to 11	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	±20	nA
12 to 13	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	nA
62 to 77	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	V
142 to 157	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	V
174	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
175	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	V

.

-** -

...



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 2-3-4-5-6-7-8-9)	Vout	Open or V _{SS}	~
3	Inputs - (Pins 1-11-12-13-14-15-16-17- 18-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

1 Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega min$. to $10k\Omega max$.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 2-3-4-5-6-7-8-9)	VOUT	Open or V _{DD}	-
3	Inputs - (Pins 1-11-12-13-14-15-16-17- 18-19)	V _{IN}	V _{DD}	V
4	 4 Positive Supply Voltage (Pin 20) 5 Negative Supply Voltage (Pin 10) 		6.0(+0-0.5)	V
5			0	V
6	Duration	t	72	Hours

. .

<u>NOTES</u>

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2 Output Load = $1k\Omega$ min. to $10k\Omega$ max



TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 11-12-13-14-15-16-17-18)	Vout	V _{DD}	V
3	Inputs - (Pins 2-3-4-5-6-7-8-9)	V _{IN}	V _{GEN}	Vac
4	Inputs - (Pins 1-19)	V _{IN}	V _{DD}	V
5	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
6	Pulse Frequency Square Wave	f	100k $\pm 10\%$ 50 $\pm 15\%$ Duty Cycle t ₁ = t ₁ \leq 400ns	Hz
7	Positive Supply Voltage (Pin 20)	V _{DD}	6.0(+0-0.5)	V
8	Negative Supply Voltage (Pin 10)	V _{SS}	0	V

-**

- **NOTES** 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min to $10k\Omega$ max




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS







FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



• 🕶

~ **



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4 8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \,^{\circ}C$.

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



Rev. 'A'

PAGE 41

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING


NO.	CHARACTERISTICS	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSC	DLUTE	- UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	UNIT	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	~	-	-	
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-	
3	Functional Test 3	- -	As per Table 2	As per Table 2	-		-	-	
4 to 9	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.12	-	0.4	μA	
10 to 11	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	- :	- 50	nA	
12 to 13	Input Current High Level	IIH	As per Fable 2	As per Table 2	±20	-	50	nA	
62 to 77	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	-	0.26	V	
78 to 93	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	± 0.026	-	0.26	V	
142 to 157	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	3 98	-	V	
158 to 173	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	± 0.2	5 48	-	V	
174	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-0.45	- 1 45	V	
175	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	0 45	1.35	V	
212 to 227	Output Leakage Current Third State (Low Level Applied)	I _{OZL}	As per Table 2	As per Table 2	±02		- 0.5	μА	
228 to 243	Output Leakage Current Third State (High Level Applied)	lozн	As per Table 2	As per Table 2	±0.2	~ ~	• 0.5	μA	

<u>NOTES</u>

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

-.....

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.



TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
	CHANACTENISTICS	STMBOL	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	UNIT
4 to 9	Quiescent Current	IDD	As per Table 2	As per Table 2	-	-	40	μА
174	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.6	-0.4	-1.5	V
175	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.6	0.4	1.4	V





APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS	
	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go- tests and presented in histogram form is required.	







No. 9405/016

PAGE 45

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS			
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			