

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 8-BIT LATCH/SHIFT REGISTER, BASED ON TYPE 54HC597

ESCC Detail Specification No. 9306/054

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 40

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 8-BIT LATCH/SHIFT REGISTER, BASED ON TYPE 54HC597

ESA/SCC Detail Specification No. 9306/054



space components coordination group

			Approved by	
	Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
مرخ	Issue 1	October 1992	Tomomen's	1 las 5
	Revision 'A'	June 1994 -	Tommers	In lub
	Revision 'B'	June 1995	Tomores	CA Joon
	Revision 'C'	March 2002	71.180	Am



Rev. 'C'

PAGE 2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

DOCUMENTATION CHANGE NOTICE					
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.		
'A'	June '94	Cover Page. DCN P6. Table 1(a) : Lead Material and/or Finish amended. : Variants 10 and 11 added. P9A. Figure 2(d) : Figure added. P10. Notes : Title amended to include "2(d)". : Note 9 added. P15. Para. 4.4.2 : Lead Finish, Types amended.	None None 221050 22988 22988 22988 22988 221050		
'B'	June '95	P1. Cover Page P2. DCN P9A. Figure 2(d) : In the table, dimensions A and B min. amended	None None 221256		
·C'	Mar. '02	P1. Cover page : Page count increased by 1 P2. DCN P4. T of C : Appendix 'A', Manufacturer added P5. Para. 1.3 : New sentence added P6. Table 1(a) : New Variants 12 and 13 added P7. Figure 2(a) : Side Elevation corrected P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P10. Notes to Figures : Title amended to read 2(a) to 2(e) P10A. Figure 2(e) : New Figure added P11. Figure 3(a) : Titles amended to include SO P15. Para. 4.3.2 : Text amended to include SO P16. Tax 4.4.2 : New sentence inserted after 'No. 23500' P17. Para. 4.5.2 : Text amended to include SO P18. Para. 4.5.2 : Text amended to include SO P19. Para. 4.5.2 : Text amended to include	None None 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 2215603 221603		



PAGE 3

TABLE OF CONTENTS

1.	GENERAL		Page 5
	·		
1.1	Scope		5
1.2	Component Type Variants		5
1.3	Maximum Ratings		5
1.4	Parameter Derating Information		5
1.5	Physical Dimensions		5
1.6 1.7	Pin Assignment Truth Table		5
1.8	Circuit Schematic		5
1.9	Functional Diagram		5
1.10	Handling Precautions		5
1.11	Input and Output Protection Networks		5
			5
2.	APPLICABLE DOCUMENTS		14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS		14
4.	REQUIREMENTS		14
4.1	General		14
4.2	Deviations from Generic Specification		14
4.2.1	Deviations from Special In-process Controls		14
4.2.2	Deviations from Final Production Tests		14
4.2.3	Deviations from Burn-in Tests		14
4.2.4	Deviations from Qualification Tests		14
4.2.5	Deviations from Lot Acceptance Tests		15
4.3	Mechanical Requirements		15
4.3.1	Dimension Check		15
4.3.2	Weight		15
4.4	Materials and Finishes		15
4.4.1	Case		15
4.4.2 4.5	Lead Material and Finish		15
4.5 4.5.1	Marking General		15
4.5.2	Lead Identification		15
4.5.3	The SCC Component Number		15
4.5.4	Traceability Information		16
4.6	Electrical Measurements		16
4.6.1	Electrical Measurements at Room Temperature		16
4.6.2	Electrical Measurements at High and Low Temperatures		16
4.6.3	Circuits for Electrical Measurements		16
4.7	Burn-in Tests		16
4.7.1	Parameter Drift Values		16 16
4.7.2	Conditions for H.T.R.B. and Power Burn-in		16
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	_	16
4.8	Environmental and Endurance Tests	*	36
4,8.1	Electrical Measurements on Completion of Environmental Tests	~ ~	36
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests		36
4.8.3	Electrical Measurements on Completion of Endurance Tests	,	36
4.8.4	Conditions for Operating Life Tests		36
4.8.5	Electrical Circuits for Operating Life Tests	~	36
4.8.6	Conditions for High Temperature Storage Test		36



Rev. 'C'

PAGE 4

ISSUE 1

 4.9 Total Dose Irradiation Testing 4.9.1 Application 4.9.2 Bias Conditions 4.9.3 Electrical Measurements 	<u>Page</u> 36 36 36 36
TABLES	
1(a) Type Variants 1(b) Maximum Ratings 2 Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters 3 Electrical Measurements at High and Low Temperatures 4 Parameter Drift Values 5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels 5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels 5(c) Conditions for Power Burn-in and Operating Life Test 6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Irradiation Testing 7 Electrical Measurements During and on Completion of Irradiation Testing	6 6 17 21 23 30 31 31 32 37
<u>FIGURES</u>	
Not applicable Physical Dimensions (a) Pin Assignment Truth Table Circuit Schematic (b) Functional Diagram Input and Output Protection Networks Circuits for Electrical Measurements (c) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels (d) Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels (e) Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels (e) Electrical Circuit for Power Burn-in and Operating Life Test (e) Bias Conditions for Irradiation Testing	7 11 11 13 13 13 26 34 34 35
APPENDICES (Applicable to specific Manufacturers only) 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS (F)	40



Rev. 'C'

PAGE 5

ISSUE 1

1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 8- Bit Latch/Shift Register, having fully buffered outputs, based on Type 54HC597. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'C'

PAGE

ISSUE

TABLE 1(a) - TYPE VARIANTS

VARIANT .	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
10	D.I.L.	2(d)	G2
11	D.I.L.	2(d)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V_{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	Vout	-0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	300	mW	Note 4
5	Supply Current	I _{DDop}	50	mA	
6	Operating Temperature Range	T _{op}	-55 to + 125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	***************************************
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20 \text{mA}$.
- 3. Output current limited to $l_{OUT} = \pm 25 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.




Rev. 'C'


PAGE

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN






SYMBOL	MILLIMETRES		110	
STIVIDOL	MIN	MAX	NOTES	
A	6.75	7.06		
В	9.76	10.14		
С	1.49	1.95		
D	0.10	0.15	8	
E	8.76	9.01		
F	1.27 TY	PICAL	5, 9	
G	-0.38	0.48	8	
H	6.0	·	8	
L	18.75	22.0		
М	0.33	0.43	,	
N	4.31 TY	4.31 TYPICAL		



PAGE 8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STINIBUL	MIN	MAX	NOTES
Α	2.10	2.54	
a1	3.0	3.70	
a2	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	5
b1	0.20	0.30	5
D	18.79	19.20	
E	7.36	7.87	
е	2.54 T	/PICAL	4, 6
e1	17.65	17.90	
e2	7.62	8.12	
F	7.11	7.62	
		3.70 ~	
K	10.90	12.10	
ℓ	1.27 T\	/PICAL	5 '



Rev. 'C'


PAGE

ISSUE 1

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
	MIN	MAX	NOTES
Α	1.14	1.95	***************************************
A1	1.63	2.36	
В	0.55	0.72	3
C	1.06	1.47	3
\mathbb{C}_1	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2	7.62	TYPICAL	·
E	8.67	9.09	^ ^
E 1	7.21	7.52	
e, e1	1.27	TYPICAL	4 '
e2	7.62	TYPICAL	,
f, g	"	0.76	
h, h1	1.01 °	TYPICAL	6
j, j1	0.51	TYPICAL	5




Rev. 'B'

PAGE 9A

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



***************************************	MILLIM	***************************************	
SYMBOL	MIN	MAX	NOTES
^		***************************************	***************************************
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2,54 T	YPICAL	6, 9
e1	_17.65	17.90	
e2	7.62	8.12	
F	⁻ 7.29	7.70	
I I	-	3.83	
K	10.90	12.10	
ℓ	1.14	1.50	8



Rev. 'C'

PAGE 10

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- All leads or terminals.
- 6. 14 spaces for flat, SO and dual-in-line packages.
 - 16 spaces for chip carrier packages.
- 7 Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.




Rev. 'C'

PAGE 10A

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



03/4001	MILLIMETRES		
SYMBOL	MIN.	MAX.	- NOTES
A	6.75	7.06	
В	9.76	10.14	***************************************
C	1.49	1.95	***************************************
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TY	PICAL	_5, 9
G	0.38	0.48	8
Н	0:60	0.90	8
K	9.00 TYI	PICAL	***************************************
L	10	10.65	***************************************
M	0.33	0.43	
N	4.31 TY	PICAL	




Rev. 'C'

PAGE 11

ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

CHIP CARRIER PIN OUTS 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20

FIGURE 3(b) - TRUTH TABLE

·	2 1 2 2 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1											
		INPUTS										
SI	SCK	SCLR	SLOAD	RCK	FUNCTION							
X	X	L.	Н	Χ	S.R. is cleared to "L".							
Х	X	Н	L	Χ	Input Register data is stored into S.R.							
L	Ť	Н	Н	Χ	First stage of S.R. becomes "L". Other stages store the data of previous stage, respectively.							
H	Ŧ	Н	Н	Х	First stage of S.R. becomes "H". Other stages store the data of previous stage, respectively.							
- X	¥.	Н	Н	·X	State of S.R. is not changed.							
X	Х	Х	Х	Ŧ	Input data on A~H lines is stored into Input Register.							
Х	Х	X	Х	Z	Storage Register state is not changed.							

NOTES

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
- 2. $\sqrt{}$ = Transition, High to Low, $\sqrt{}$ = Transition, Low to High.




PAGE 12

ISSUE 1

FIGURE 3(b) - TRUTH TABLE (CONT'D)

TIMING CHART






PAGE 13

ISSUE 1

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.


FIGURE 3(d) - FUNCTIONAL DIAGRAM



NOTES

1. Pin numbers shown are for DIP and FP.

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS





PAGE 14

ISSUE 1

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

None.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



Rev. 'C'

PAGE 15

ISSUE

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE -

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

Detail Specification Number

Type Variant (see Table 1(a))

Testing Level (B or C, as applicable)

Total Dose Irradiation Level (if applicable)

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5)$ °C and -55 (+5.-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = \pm 22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	,	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OWN
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10kHz (min)$ Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz (min)$ Note 1	-	7	-
3	Functional Test 3	٠	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V$, $V_{IH} = 4.2V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ $t_r = t_f < 400$ ns $f = 10$ kHz (min) Note 1	-	-	-
4 to 5	Quiescent Current	l _{DD}	3005	4(a)	V_{IL} = 0V, V_{IH} = 6.0V V_{DD} = 6.0V, V_{SS} = 0V All Outputs Open (Pin D/F 16) (Pin C 20)	~	0.4	μΑ
6 to 18	Input Current Low Level	I _{IL}	3009	4(b)	·····		-50	nA
19 to 31	Input Current High Level	ИН	3010	4(c)	V _{IN} (Under Test) = 6.0V V _{IN} (Remaining Inputs) = 0V V _{DD} = 6.0V, V _{SS} = 0V (Pins D/F 1-2-3-4-5-6-7-10- 11-12-13-14-15) (Pins C 2-3-4-5-7-8-9-13- 14-15-17-18-19)		50	nA



PAGE 18

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			 		MINITE MILES AND AND 1 9 1/18 11-	~~~~~		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	D/F = DIP AND FP	LIN	IITS	UNIT
			003		C = CCP)	IVIIIV	MAX	
32	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.3V, V_{JH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	-	0.1	V
33	Output Voltage Low Level 2						0.1	V
34	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	-	0.1	V
35	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	~	0.26	V
36	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	V_{IL} = 1.2V, V_{IH} = 4.2V I_{OL} = 5.2mA V_{DD} = 6.0V, V_{SS} = 0V (Pin D/F 9) (Pin C 12)	•	0.26	V
37	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	1.9	r	V
38	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	4.4	~	V
39	Output Voltage High Level 3	V _{OH3}	3006 - -	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	5.9		V



PAGE 19

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

Γ	T	T	T	Ţ	Ţ	·····		·
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	D/F = DIP AND FP		IITS	UNIT
			883		C = CCP)	MIN	MAX	
40	Output Voltage High Level 4	V _{OH4}	V_{OH4} 3006 4(e) $V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0\text{mA}$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)		3.98	-	V	
41	Output Voltage High Level 5	ut Voltage V _{OH5} 3006 4(e) V _{II} = 1.2V, V _{IH} = 4.2V		5.48	-	٧		
42	Threshold Voltage N-Channel	V _{THN}	·	4(f)	S1 Input at Ground All Other Inputs: V _{IN} = 5.0V V _{DD} = 5.0V, I _{SS} =-10µA (Pin D/F 8) (Pin C 10)	-0.45	-1.45	٧
43	Threshold Voltage P-Channel	V_THP	-	4(g)	S1 Input at Ground All Other Inputs: V _{IN} = -5.0Vdc V _{SS} = -5.0V, I _{DD} = 10μA (Pin D/F 16) (Pin C 20)	0.45	1.35	V
44 to 56	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-6-7-10- 11-12-13-14-15) (Pins C 2-3-4-5-7-8-9-13- 14-15-17-18-19)	-0.4	-0.9	V
57 to 69	Input ClampVoltage (to V _{DD})	V _{IC2}		4(h)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open, All Other Pins Open (Pins D/F 1-2-3-4-5-6-7-10- 11-12-13-14-15) (Pins C 2-3-4-5-7-8-9-13- 14-15-17-18-19)	0.4	0.9	V



PAGE 20

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 4. Measurement performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 5. A pulse, having the following conditions shall be applied to the clock input: $V_P = 0V$ to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that give in the "Limits" column.



PAGE 21

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

			·····					
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIV	IITS	UNIT
	3.3.1.5.0.1.2.1.10.1.00	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONI
70 to 82	Input Capacitance	C _{IN}	3012	4(i)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0V Note 2 (Pins D/F 1-2-3-4-5-6-7- 10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-9-13- 14-15-17-18-19)	-	10	pF
83	Propagation Delay Low to High, (SCK to QH')	High, = Pulse Generator		-	29	ns		
84	Propagation Delay High to Low, (SCK to QH')	tPHL1	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 11 to 9 14 to 12	,	29	ns
85	Propagation Delay Low to High, (RCK to QH')	[†] PLH2	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (SLOAD) = 0V V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 12 to 9 15 to 12	-	42	ns
86	Propagation Delay High to Low, (RCK to QH')	tPHL2	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (SLOAD) = 0V V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C	-	42	ns



PAGE 22 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS		/ITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
87	Propagation Delay Low to High (SLOAD to QH')	tpLH3	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 13 to 9 17 to 12	-	35	ns
88	Propagation Delay High to Low (SLOAD to QH')	[†] PHL3	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 13 to 9 17 to 12	-	35	ns
89	Propagation Delay High to Low (SCLR to QH')	[†] PHL4	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 10 to 9 13 to 12	~	35	ns
90	Transition Time Low to High	t _{TLH}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 (Pin D/F 9) (Pin C 12)	~	15	ns
91	Transition Time High to Low	t _{THL}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 (Pin D/F 9) (Pin C 12)—	•	15	ns
92 to 93	Maximum Clock Frequency	f(CL)	-	4(j)	Clock = Pulse Generator V _{DD} = 4.5V, V _{SS} = 0V Notes 4 and 5 (Pins D/F 11-12) (Pins C 14-15)	30	- ~	MHz



PAGE 23 ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO	O (ADACTEDICTICS)	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	} [NUT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, \ V_{IH} = 1.5V \\ V_{DD} = 2.0V, \ V_{SS} = 0V \\ t_r < 1.0\mu s, \ f = 10kHz \ (min) \\ Note 1$	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	•	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	-	-
4 to 5	Quiescent Current	l _{DD}	3005	4(a)	V_{IL} = 0V, V_{IH} = 6.0V V_{DD} = 6.0V, V_{SS} = 0V All Outputs Open (Pin D/F 16) (Pin C 20)	~	8.0	Ац
6 to 18	Input Current Low Level	IfF	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6.0V V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 1-2-3-4-5-6-7-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-9-13-14-15-17-18-19)	-	-1.0	μA
19 to 31	Input Current High Level				1.0	Ац		



PAGE 24

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

	······		Y	·			~~~~	
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	,	LIM	IITS	UNIT
			883	rig,	D/F = DIP AND FP C = CCP)	MIN	MAX	
32	Output Voltage Low Level 1	V _{OL1}	I _{OL} V _{DD} (Pin		$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	~	0.1	V
33	Output Voltage Low Level 2					-	0.1	V
34	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	V_{IL} = 1.2V, V_{IH} = 4.2V I_{OL} = 20 μ A V_{DD} = 6.0V, V_{SS} = 0V (Pin D/F 9) (Pin C 12)	-	0.1	V
35	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	V_{IL} = 0.9V, V_{IH} = 3.15V I_{OL} = 4.0mA V_{DD} = 4.5V, V_{SS} = 0V (Pin D/F 9) (Pin C 12)	-	0.4	V
36	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	V_{IL} = 1.2V, V_{IH} = 4.2V I_{OL} = 5.2mA V_{DD} = 6.0V, V_{SS} = 0V (Pin D/F 9) (Pin C 12)	·	0.4	V
37	Output Voltage High Level 1	V _{OH1}	3006	4(⊖)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	1.9	-	V
38	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	4.4	~	V
39	Output Voltage High Level 3	V _{OH3}	3006 	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	5.9		V



PAGE 25

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

		T	T	}	T	·····		·
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	UNIT	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	J,,
40	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	3.7	~	V
41	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	5.2	-	V
44 to 56	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	$I_{\rm IN}$ (Under Test) = -0.1mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-6-7-10- 11-12-13-14-15) (Pins C 2-3-4-5-7-8-9-13- 14-15-17-18-19)	-0.1	-1.2	V
57 to 69	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open, All Other Pins Open (Pins D/F 1-2-3-4-5-6-7-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-9-13-14-15-17-18-19)	0.1	1.2	V



PAGE 26 ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN			INPUTS											OUTPUT	PACKAGE	D.C. S	SUPPLY	
1	NO.	1 2	2	3 4	4 5	5 7	6 8	7 9	10 13	11 14	12 15	13 17	14 18	15 19	9 12	DIL, FP CCP	8 10	16 20
	1	0	0	0	0	0	0	0	0	0	0	0	0	0	OPEN		V _{SS}	V_{DD}
	(3)	1	1	1	1	1	1	1	1	<u>₹</u>	1	1	1	1	OPEN			
	2	1	1	1	1	1	1	1	1	歪	1	1	1	1	OPEN			

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, f = Transition Low to High.
- 3. Repeat 9 times.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



1. Each input to be tested separately.

1. Each input to be tested separately.




PAGE 27


ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





NOTES


 V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.


NOTES

 V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 28

ISSUE 1


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - INPUT CLAMP VOLTAGE



NOTES 1. Each input to be tested separately.

FIGURE 4(i) - INPUT CAPACITANCE



NOTES 1. Each input to be tested separately.

2. f = 100KHz to 1MHz.




PAGE 29


ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

- 1. Pulse Generator $V_P = 0$ to V_{DD} , t_r and $t_f \le 6$ ns, $t_r = 1.0$ MHz minimum, 50% Duty Cycle, $Z_{QUT} = 50\Omega$.
- 2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



PAGE 30

ISSUE 1

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHÅNGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±120	nA
6 to 18	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	±20	nA
19 to 31	Input Current High Level	lн	As per Table 2	As per Table 2	±20	nA
35	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	V
40	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	± 0.2	V
42	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
43	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	V



PAGE 31

ISSUE 1

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	-	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T _{amb}	+ 125(+ 0-5)	°C
2	Output -	(Pin D/F 9) (Pin C 12)	V _{OUT}	Open or V _{SS}	
3	Inputs -	(Pins D/F 1-2-3-4-5-6-7-10-11- 12-13-14-15) (Pins C 2-3-4-5-7-8-9-13-14-15- 17-18-19)	V _{IN}	V _{SS}	V
4	Positive St (Pin D/F 10 (Pin C 20)		V _{DD}	6.0(+ 0-0.5)	V
5	Negative S (Pin D/F 8) (Pin C 10)	Supply Voltage	V _{SS}	0	V
6	Duration		t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Output - (Pin D/F 9) (Pin C 12)	V _{OUT}	Open or V _{DD}	-
3	Inputs - (Pins D/F 1-2-3-4-5-6-7-10-11-12-13-14-15) (Pins C 2-3-4-5-7-8-9-13-14-15-17-18-19)	,,,	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V
- 6	Duration	t -	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 32

ISSUE 1

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	Tamb	+ 125(+ 0-5)	°C
2	Output - (Pin D/F 9) (Pin C 12)	V _{OUT}	V _{DD}	V
3	Inputs - (Pins D/F 1-15) (Pins C 2-19) (Pin D/F 2) (Pin C 3) (Pin D/F 3) (Pin C 4) (Pin D/F 4) (Pin C 5) (Pin D/F 5) (Pin C 7) (Pin D/F 6) (Pin C 8) (Pin D/F 7) (Pin C 9) (Pin D/F 10) (Pin C 13) (Pin D/F 11) (Pin C 14) (Pin D/F 12) (Pin C 15) (Pin D/F 13) (Pin C 17) (Pin D/F 14) (Pin C 18)	VIN	VGEN1 VGEN2 VGEN3 VGEN4 VGEN7 VGEN8 VGEN9 VGEN12 VGEN5 VGEN6 VGEN11 VGEN10	Vac
4	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
5	Pulse Frequency Square Wave	fGEN1 fGEN2 fGEN3 fGEN4 fGEN5 fGEN6 fGEN7 fGEN8 fGEN9 fGEN10	100k \pm 10% 20k \pm 10% 20k \pm 10% 20k \pm 10% 10k \pm 10% 10k \pm 10% 5.0k \pm 10% 2.5k \pm 10% 1.25k \pm 10% 625 \pm 10% t _r = t _f \leq 400ns	Hz
6	Pulse Square Wave	GEN11 GEN12	One 5us negative pulse each 35ns One 5us negative pulse each 35ns $t_r = t_f \le 400$ ns	-
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0(+0-0.5)	V
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V

_NOTES: See Page 33.




PAGE 33

ISSUE 1

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST (CONT'D)

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.






PAGE 34


ISSUE 1

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 35

ISSUE 1

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 36

ISSUE 1

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 37

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

								
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	ONIT
1	Functional Test 1	-	As per Table 2	As per Table 2	~		-	-
2	Functional Test 2	•	As per Table 2	As per Table 2	~	•	-	-
3	Functional Test 3	u	As per Table 2	As per Table 2	-	~	-	-
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.12	••	0.4	μA
6 to 18	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	<u>.</u>	~50	nA
19 to 31	Input Current High Level	ΙΗ	As per Table 2	As per Table 2	± 20	•	50	nA
35	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	<u>.</u>	0.26	٧
36	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026	=	0.26	V
40	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	± 0.2	3.98	***	V
41	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	± 0.2	5.48	-	٧
42	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	-0.45	-1.45	V
43	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V

NOTES


 The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



PAGE 38

ISSUE 1

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.



PAGE 39

ISSUE 1

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
		J , , , , , ,	TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	CIVIT
4 to 5	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	~		40	μA
42	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	±0.6	-0.4	-1.5	V
43	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.6	0.4	1.4	٧



Rev. 'C'

PAGE 40

ISSUE 1

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	AFFECTED DESCRIPTION OF DEVIATIONS		
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.		
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		