

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# HCMOS 8-BIT REGISTER

# **BINARY COUNTER,**

# **BASED ON TYPE 54HC592**

ESCC Detail Specification No. 9204/079

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 39

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# **HCMOS 8-BIT REGISTER**

# **BINARY COUNTER,**

### **BASED ON TYPE 54HC592**

ESA/SCC Detail Specification No. 9204/079

# space components coordination group

~			Approved by				
	lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy			
÷2	lssue 1	October 1992	To manusers	Le Maria	-		
-	Revision 'A'	June 1994	Broncers	Jans tertes			
	Revision 'B'	June 1995	16 manuel	CA-000			
	Revision 'C'	March 2002	71.260 (	Am			



PAGE 2

### DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
'A'	June '94	Cover Page. DCN P6. Table 1(a) : P9A. Figure 2(d) : P10. Notes : P13. Figure 3(c) : P15. Para. 4.4.2 : P21. Table 2 : P25. Figure 4(a) :	Lead Material and/or Finish amended. Variants 10 and 11 added. Figure added. Title amended to include "2(d)". Note 9 added. Input "A" Pin Number amended. Lead Finish, Types amended. No. 88, Limits amended. Pattern 1 amended. Additional Pattern added after Pattern 1. Pattern 2 amended. Note 2 amended.	None None 221050 22988 22988 22988 22988 22988 22988 221051 221051 221051 221051 221051
'B'	June '95	P1. Cover Page P2. DCN P9A. Figure 2(d) :	In the table, dimensions A and B min. amended	None None 221256
.C.	Mar. '02	<ul> <li>P1. Cover Page : P2. DCN</li> <li>P4. T of C</li> <li>P5. Para. 1.3</li> <li>P6. Table 1(a)</li> <li>P7. Figure 2(a)</li> <li>P9. Figure 2(c)</li> <li>P10. Notes to Figures</li> <li>P10A. Figure 2(e)</li> <li>P11. Figure 3(a)</li> <li>P15. Para. 4.3.2 Para. 4.4.2 Para. 4.5.2</li> <li>P39 Appendix 'A'</li> </ul>	Page count increased by one Appendix 'A', Manufacturer added New variants 12 and 13 added Side Elevation corrected Dimension C amended In the drawing, Pin No. 20 location corrected Title amended to read 2(a) to 2(e) Note 6 text amended to include SO Titles amended to include SO New figure added Text amended to include SO Text amended to include SO Text amended to include SO Text amended to include SO packages New sentence inserted after "No. 23500" Text amended to include SO packages New page added New Manufacturer deviations added	None 221603 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221603 221603



3

ISSUE 1

### TABLE OF CONTENTS

1.	GENERAL		Page 5
1.1 1.2 1.3 1.4 1.5	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions		5 5 5 5 5
1.6 1.7 1.8 1.9	Pin Assignment Truth Table Circuit Schematic Functional Diagram		5 5 5
1.10 1.11 1.11	Handling Precautions Input and Output Protection Networks		5 5 5
2.	APPLICABLE DOCUMENTS		14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS		14
4.	REQUIREMENTS		14
4.1	General		14
4.2	Deviations from Generic Specification		14
4.2.1	Deviations from Special In-process Controls		14
4.2.2	Deviations from Final Production Tests		14
4.2.3	Deviations from Burn-in Tests		14
4.2.4	Deviations from Qualification Tests		14
4.2.5	Deviations from Lot Acceptance Tests		15
4.3	Mechanical Requirements		15
4.3.1	Dimension Check		15
4.3.2	Weight		15
4.4	Materials and Finishes		15
4.4.1	Case		15
4.4.2	Lead Material and Finish		15
4.5	Marking		15
4.5.1			15
4.5.2	Lead Identification		15
4.5.3 4.5.4	The SCC Component Number		16
	Traceability Information		16
4.6 4.6.1	Electrical Measurements		16
4.6.2	Electrical Measurements at Room Temperature		16
4.6.3	Electrical Measurements at High and Low Temperatures		16
4.7	Circuits for Electrical Measurements Burn-in Tests		16
4.7.1	Parameter Drift Values		16
4.7.2	Conditions for H.T.R.B. and Power Burn-in		16
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in		16
4.8	Environmental and Endurance Tests		16
4.8.1		v ~ A924	35
4.8,2	Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests	~ ~	35
4.8.3	Electrical Measurements on Completion of Endurance Tests	•••	35
4.8.4	Conditions for Operating Life Tests		- 35
4.8.5	Electrical Circuits for Operating Life Tests		35
4.8.6	Conditions for High Temperature Storage Test	-	35 35

	see /	ESA/SCC Detail Specification No. 9204/079	Rev. 'C'	PAGE	4			
4.9 4.9.1 4.9.2 4.9.3 <u>TABLE</u>	Total Dose Irradiation T Application Bias Conditions Electrical Measurement	-			Page 35 35 35 35 35			
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c) 6 7 FIGURE	<ul> <li>1(b) Maximum Ratings</li> <li>2 Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters</li> <li>3 Electrical Measurements at High and Low Temperatures</li> <li>4 Parameter Drift Values</li> <li>5(a) Conditions for Burn-in High Temperature Reverse Bias, N-Channels</li> <li>5(b) Conditions for Burn-in High Temperature Reverse Bias, P-Channels</li> <li>5(c) Conditions for Power Burn-in and Operating Life Test</li> <li>6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing</li> </ul>							
FIGURES1Not applicable2Physical Dimensions3(a)Pin Assignment3(b)Truth Table3(c)Circuit Schematic3(d)Functional Diagram3(e)Input and Output Protection Networks4Circuits for Electrical Measurements5(a)Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels5(b)Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels5(c)Electrical Circuit for Power Burn-in and Operating Life Test6Bias Conditions for Irradiation Testing								

۔ مربر

APPENDICES (Applicable to specific Manufacturers only) 'A' AGREED DEVIATIONS FOR STMICROELECTRONICS


- -

---

.

39

~ •



### 1. <u>GENERAL</u>

### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 8-Bit Register Binary Counter, having fully buffered outputs, based on Type 54HC592. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 PIN ASSIGNMENT

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

### 1.10 HANDLING PRECAUTIONS

مر م

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

### 1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



6

PAGE

### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
10	D.I.L.	2(d)	G2
11	D.I.L.	2(d)	G4
12	SO CERAMIC	2(e)	G2
13	SO CERAMIC	2(e)	G4

### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	v	Notes 1, 3
4	Device Dissipation (Continuous)	PD	300	mW	Note 4
5	Supply Current	IDDop	50	mA	
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	Τ <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6


### <u>NOTES</u>

- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} \approx \pm 25 \text{mA}$ .
- 4. The maximum device dissipation is determined by  $I_{DDop}$  max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.

6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.


### FIGURE 1 - PARAMETER DERATING INFORMATION


Not applicable.



### FIGURE 2 - PHYSICAL DIMENSIONS

### FIGURE 2(a) - FLAT PACKAGE, 16-PIN






SYMBOL	MILLIM	ETRES		
JIMBOL	MIN MAX			
A	6.75	7.06	******	
В	9.76	10.14		
С	1.49	1.95		
D	0.10	0.15	5	
E	8.76	9.01		
F	1.27 T	/PICAL	3, 6	
G	-0.38	0.48	5	~ ~ <b>10</b> 4
H	6.0	~	5	~
L	18.75	22.0		•
M	-0.33	0.43		
N		/PICAL		

۔ مربو



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



NOTES: See Page 10.

I.

Κ

ł

- ...

10.90

3.70


12.10

1.27 TYPICAL

8



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



NOTES: See Page 10.




ISSUE 1

PAGE 9A

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



;	80000000000000000000000000000000000000	**************************************			or
	SYMBOL	MILLIM	NOTEO		
	STWDUL	MIN	MAX	NOTES	
	A	2.10	2.71	······	00000
	a1	3.00	3.70		
	a2	0.63	1.14	3	
	В	1.82	2.39		
	b	0.40	0.50	8	
	b1	0.20	0.30	8	
	D	20.06	20.58		
	E	7.36	7.87		
	e	2.54 T	YPICAL	6, 9	
	e1	17.65	17.90		
	e2	7.62	8.12	_	
	F	7.29	7.70		
	1	- <b>n</b>	3.83		
	к	10.90	12.10		
	l	1.14	1.50	8	

-\*>



### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within  $\pm 0.13$ mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within  $\pm 0.25$ mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All leads or terminals.
- 6. 14 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.


- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.




No. 9203/061

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


### FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN






SYMBOL	MILLIM	NOTES	
UTWOOL	MIN.	MAX.	NUTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	8
Е	8.76	9.01	
F	1.27 TY	PICAL -	5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYI		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY		

NOTES: See Page 10.





# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

### FIGURE 3(b) - TRUTH TABLE

INPUTS									
RCK	CLOAD	CCLR	CCKEN	ССК	FUNCTION				
Х	L.	Н	X	X	REGISTER DATA IS LOADED INTO COUNTER				
Х	Н	L.	Х	Х	COUNTER CLEAR				
	Н	Н	Х	Х	THE DATA OF A THRU H INPUTS IS STORED INTO REGISTER				
	Н	Н	Х	Х	REGISTER STATE IS NOT CHANGED				
Х	Н	Н	L		COUNTER ADVANCES THE COUNT				
X	H	Н	L		NO COUNT				
ŤΧ	Н	Н	Н	Х	NO COUNT				

. -

### NOTES


Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant. 1. 2.

= Transition, Low to High. = Transition, High to Low.



### FIGURE 3(b) - TRUTH TABLE (CONTINUED)

### TIMING CHART



### **NOTES**

--\*-\*

1. RCO = QA'. QB'. QC'. QD'. QE'. QF'. QG'. QH'. (QA' to QH' = Internal outputs of the counter).

. .




Rev. 'A'

### FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

### FIGURE 3(d) - FUNCTIONAL DIAGRAM




### <u>NOTES</u>


1. Pin numbers shown are for DIP and FP.

### FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

### INPUT PROTECTION

### **OUTPUT PROTECTION**







### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

### 3. <u>TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS</u>

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V<sub>IC</sub> = Input Clamp Voltage.
- I<sub>IC</sub> = Input Clamp Diode Current.

### 4. <u>REQUIREMENTS</u>

### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

### 4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.

- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



1

ISSUE

# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

### 4.3 MECHANICAL REQUIREMENTS

### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

### 4.5 <u>MARKING</u>

### 4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920407901B</u> F	
Detail Specification Number		
Type Variant (see Table 1(a)) -		
Testing Level (B or C, as applica	able)	
Total Dose Irradiation Level (if a	oplicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5) \circ C$  and  $-55 (+5.0) \circ C$  respectively.

### 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

### 4.7 <u>BURN-IN TESTS</u>

### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 1

~

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT - - µA nA
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz$ (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	•	-
4 to 5	Quiescent Current	dd	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	~	0.4	μA
6 to 18	Input Current Low Level	I <u>K.</u>	3009	4(b)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) \; = \; 0 V \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; 6.0 V \\ V_{DD} \; = \; 6.0 V, \; V_{SS} \; = \; 0 V \\ (\text{Pins D/F 1-2-3-4-5-6-7-10-11-12-13-14-15}) \\ (\text{Pins C 2-3-4-5-7-8-9-13-14-15-17-18-19}) \end{array}$	-	-50	nA
19 to 31	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		~ ~ ~	50	nA			

NOTES: See Page 21.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	1ITS	UNIT
		01111002	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
32	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)		-	0.1	V
33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OL} = 20 \mu A \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pin  D/F  9) \\ (Pin  C  12) \end{array}$	-	0.1	V
34	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	-	0.1	V
35	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)		0.26	V
36	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	-	0.26	V
37	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	1.9	-	V
38	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(⊖)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	4.4	~	V
39	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2V,  V_{IH} = 4.2V \\ I_{OH} = -20\mu A \\ V_{DD} = 6.0V,  V_{SS} = 0V \\ (Pin  D/F  9) \\ (Pin  C  12) \end{array}$	5.9		V

NOTES: See Page 21.



PAGE 19

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT V V
NO.	O IN NOTENISTICS	STMDOL	MIL-STD FIG. D/F = DIP AND FP 883 C = CCP)		MIN	MAX	UNH	
40	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OH} = -4.0mA \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pin  D/F  9) \\ (Pin  C  12) \end{array}$	3.98	~	V
41	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	5.48	-	V
42	Threshold Voltage N-Channel	$V_{THN}$ -4(f)CCLR Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V, I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)		-0.45	-1.45	V		
43	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(g)	$\label{eq:ccl_relation} \hline \hline CCLR Input at Ground \\ All Other Inputs: \\ V_{IN} = -5.0Vdc \\ V_{SS} = -5.0V, \ I_{DD} = 10\mu A \\ (Pin \ D/F \ 16) \\ (Pin \ C \ 20) \\ \hline \hline$	0.45	1.35	V
44 to 56	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(h)	$\begin{split} &I_{IN} \; (\text{Under Test}) = \; -0.1 \text{mA} \\ &V_{DD} = \; \text{Open}, \; V_{SS} \; = 0 \text{V} \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 1-2-3-4-5-6-7-10-} \\ &11-12-13-14-15) \\ &(\text{Pins C 2-3-4-5-7-8-9-13-} \\ &14-15-17-18-19) \end{split}$	-0.4	-0.9	V
57 to 69	$ \begin{array}{c c} \mbox{Input ClampVoltage} \\ (to V_{DD}) \end{array} V_{IC2} & - & \mbox{4(h)} & \mbox{I}_{IN} \ (Under \ Test) = 0.1 mA \\ V_{DD} = 0V, \ V_{SS} = \ Open, \\ All \ Other \ Pins \ Open \\ (Pins \ D/F \ 1-2-3-4-5-6-7-10) \\ 11-12\cdot 13-14-15) \\ (Pins \ C \ 2-3-4-5-7-8-9-13-14-15-17-18-19) \end{array}  $		0.4	0.9	V			
NOT	ES: See Page 21.		-				••••••••••••••••••••••••••••••••••••••	



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
		0.111202	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
70 to 82	Input Capacitance	C <sub>iN</sub>	3012	4(i)	$\begin{array}{l} V_{IN} \mbox{ (Not Under Test)} \\ = 0 V dc \\ V_{DD} = V_{SS} = 0 V \\ Note 2 \\ \mbox{ (Pins D/F 1-2-3-4-5-6-7-10-11-12-13-14-15)} \\ \mbox{ (Pins C 2-3-4-5-7-8-9-13-14-15-17-18-19)} \end{array}$	-	10	pF
83	Propagation Delay Low to <u>High,</u> (CCK to RCO)	tplH1	3003	4(j)	$\begin{array}{l} V_{\rm IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{\rm IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b).} \\ V_{\rm DD} \mbox{ = 4.5V, } V_{\rm SS} \mbox{ = 0V} \\ Note 3 \\ \underline{Pins D/F} \\ 11 \mbox{ to 9} \\ \underline{Pins C} \\ 14 \mbox{ to 12} \\ \end{array}$	-	33	ns
84	Propagation Delay High to <u>Low,</u> (CCK to RCO)	t₽HL1	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 Pins D/F Pins C11 to 9 14 to 12$	-	33	ns
85	Propagation Delay L <u>ow to High,</u> (CLOAD to RCO)	t₽LH2	3003	4(j)	$\begin{array}{l} V_{\rm IN} \mbox{ (Under Test)} \\ = \mbox{Pulse Generator} \\ V_{\rm IN} \mbox{ (Remaining Inputs)} \\ = \mbox{Figure 3(b)} \\ V_{\rm DD} \mbox{ = 4.5V, } V_{\rm SS} \mbox{ = 0V} \\ Note 3 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 14 \mbox{ to 9} \qquad 18 \mbox{ to 12} \end{array}$	-	47	ns
86	Propagation Delay High to Low, (CLOAD to RCO)	tphl2	3003	4(j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b)} \\ V_{DD} = \mbox{ 4.5V, } V_{SS} = \mbox{ 0V} \\ Note 3 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 14 \mbox{ to 9} \qquad 18 \mbox{ to 12} \\ \end{array}$	-	47	ns
87	Propagation Delay Low to <u>High</u> (RCK to RCO)	tplh3	3003	4(j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b)} \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ Note 3 \\ \hline \hline \frac{Pins \mbox{ D/F}}{13 \mbox{ to 9 } 17 \mbox{ to 12} \end{array}$	-	52	ns



PAGE 21

Rev. 'A'

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0101
88	Propagation Delay High to L <u>ow</u> (RCK to RCO)	tphl3	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 Pins D/F Pins C 13 to 9 17 to 12$	÷	52	ns
89	Propagation Delay High to Low (CCLR to RCO)	t₽LH4	3003	4(j)	$\begin{array}{l} V_{\rm IN} \ ({\rm Under \ Test}) \\ = \ {\rm Pulse \ Generator} \\ V_{\rm IN} \ ({\rm Remaining \ Inputs}) \\ = \ {\rm Figure \ 3(b)} \\ V_{\rm DD} = \ 4.5V, \ V_{\rm SS} = \ 0V \\ {\rm Note \ 3} \\ \hline \frac{{\rm Pins \ D/F}}{10 \ {\rm to} \ 9}  \frac{{\rm Pins \ C}}{13 \ {\rm to} \ 12} \end{array}$	-	32	ns
90	Transition Time Low to High	t <sub>TLH</sub>	3004	4 (j)	$V_{IN} \text{ (Under Test)} = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 (Pin D/F 9) (Pin C 12)$	-	15	ns
91	Transition Time High to Low	t <sub>THL</sub>	3004	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 (Pin D/F 9) (Pin C 12)$	-	15	ns
92 to 93	Maximum Clock Frequency	f <sub>(CL)</sub>	-	-	Clock = Pulse Generator $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Notes 4 and 5 (Pins D/F 11-13) (Pins C 14-17)	27	-	MHz

### <u>NOTES</u>

- 1. Maximum time to output comparator strobe 30us.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 4. \_Measurement performed on a sample basis, LTPD 7 or lower (see\_Annexe 1 of ESA/SCC 9000).
- 5. A pulse, having the following conditions shall be applied to the clock input:  $V_P = 0V$  to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that give in the "Limits" column.



ISSUE 1

### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	LINUT
		CIMDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	мах	UNIT
1	Functional Test 1	-	~	- 3(b) Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz (min)$ Note 1		-	-	-
2	Functional Test 2				-	-	-	
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	·	-
4 to 5	Quiescent Current	IDD	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	8.0	μΑ
6 to 18	Input Current Low Level	Ι <sub>ΙĽ</sub>	3009	4(b)			- 1.0	ųА
19 to 31	Input Current High Level			•	1.0	μΑ		
			-		(PINS C 2-3-4-5-7-8-9-13- 14-15-17-18-19)	ı		

NOTES: See Page 21.

. -



# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	0)(MDO)	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT V V
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	UNIT
32	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)		~	0.1	V
33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	~	0.1	V
34	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$\begin{array}{l} V_{IL} = 1.2V,  V_{IH} = 4.2V \\ I_{OL} = 20 \mu A \\ V_{DD} = 6.0V,  V_{SS} = 0V \\ (Pin  D/F  9) \\ (Pin  C  12) \end{array}$	-	0.1	V
35	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	-	0.4	V
36	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	-	0.4	V
37	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	1.9	~	V
38	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	4.4	-	V
39	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4( <del>0</del> )	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{D\bar{D}} = 6.0V, V_{SS} = 0V$ (Pin D/F 9) (Pin C 12)	5.9 	······································	V

NOTES: See Page 21.



PAGE 24

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	LIMITS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
40	Dutput Voltage $V_{OH4}$ 3006         4(e) $V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pin D/F 9)         (Pin C 12)         (Pin C 12)		3.7	Ŧ	V			
41	Output Voltage High Level 5			5.2	-	V		
44 to 56	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	~	4(h)	$\begin{split} I_{IN} & (\text{Under Test}) = -0.1\text{mA} \\ V_{DD} = & \text{Open}, V_{SS} = 0\text{V} \\ \text{All Other Pins Open} \\ & (\text{Pins D/F 1-2-3-4-5-6-7-10-} \\ & 11-12-13-14-15) \\ & (\text{Pins C 2-3-4-5-7-8-9-13-} \\ & 14-15-17-18-19) \end{split}$	-0.1	- 1.2	V
57 to 69	to (to V <sub>DD</sub> )		-	4(h)	$\begin{split} &I_{IN} \; (\text{Under Test}) \; = \; 0.1 \text{mA} \\ &V_{DD} \; = \; 0 \text{V}, \; V_{SS} \; = \; \text{Open}, \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 1-2-3-4-5-6-7-10-} \\ &11-12-13-14-15) \\ &(\text{Pins C 2-3-4-5-7-8-9-13-} \\ &14-15-17-18-19) \end{split}$	0.1	1.2	V

NOTES: See Page 21.

۔ موجو \* \* \*

-



Rev. 'A'

### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN						IN	IPUT	ŝ				<b>Minunu</b> 22.0,0		OUTPUT	PACKAGE	D.C. S	UPPLY
NO.	1 2	2 3	3 4	4 5	5 7	6 8	7 9	10 13	11 14	12 15	13 17	14 18	15 19	9 12	DIL, FP CCP	8 10	16 20
1	0	0	0	0	0	0	0	0	0	0	0	1	0			V <sub>ŞS</sub>	V <sub>DD</sub>
	1	1	1	1	1	1	1	1	0	0	1	1	1	OPEN			
2	1	1	1	1	1	1	1	1	1	1	1	0	1				

### NOTES


Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the 1. Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , 1 = Transition Low to High.

2.

**.** .

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



### NOTES

ب مربو

1. Each input to be tested separately.


### NOTES


1. Each input to be tested separately.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL





### **NOTES**

- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OL</sub>.
- 2. Each output to be tested separately.


### <u>NOTES</u>

- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>.
- 2. Each output to be tested separately.

### FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

# REMAINING


### FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL






# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(h) - INPUT CLAMP VOLTAGE



NOTES 1. Each input to be tested separately.




**<u>NOTES</u>** 1. Each input to be tested separately. 2. f = 100 KHz to 1MHz.

ر م



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



### <u>NOTES</u>

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6ns$ , f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ . 2.  $C_L = 50pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



ب مربع No. 9204/079

PAGE 29

ISSUE 1

### TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	lad	As per Table 2	As per Table 2	± 120	nA
6 to 18	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	±20	nA
19 to 31	Input Current High Level	IIH	As per Table 2	As per Table 2	± 20	nA
35	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	±0.026	V
40	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	V
42	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
43	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

- ---

...



### TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Output - (Pin D/F 9) (Pin C 12)	V <sub>OUT</sub>	Open or V <sub>SS</sub>	
3	Inputs - (Pins D/F 1-2-3-4-5-6-7 12-13-14-15) (Pins C 2-3-4-5-7-8-9-1 17-18-19)		V <sub>SS</sub>	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

### <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega min$ . to  $10k\Omega max$ .

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Output -	(Pin D/F 9) (Pin C 12)	Vout	Open or V <sub>DD</sub>	-
3	Inputs -	(Pins D/F 1-2-3-4-5-6-7-10-11- 12-13-14-15) (Pins C 2-3-4-5-7-8-9-13-14-15- 17-18-19)	V <sub>IN</sub>	V <sub>DD</sub>	V
4	Positive S (Pin D/F 1 (Pin C 20)		V <sub>DD</sub>	6.0( + 0-0.5)	ν
5	Negative S (Pin D/F 8 (Pin C 10)		V <sub>SS</sub>	0	V
6	Duration		t	72	- Hours

### <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Output - (Pin D/F 9) (Pin C 12)	Vout	V <sub>DD</sub>	V
3	Inputs - (Pin D/F 1) (Pin C 2) (Pin D/F 2) (Pin C 3) (Pin D/F 3) (Pin C 4) (Pin D/F 4) (Pin C 5) (Pin D/F 5) (Pin C 7) (Pin D/F 6) (Pin C 8) (Pin D/F 7) (Pin C 9) (Pin D/F 10) (Pin C 13) (Pin D/F 11) (Pin C 14) (Pin D/F 12) (Pin C 15) (Pin D/F 13) (Pin C 17) (Pin D/F 14) (Pin C 18) (Pin D/F 15) (Pin C 19)	VIN	VGEN3 VGEN4 VGEN5 VGEN6 VGEN7 VGEN8 VGEN9 VGEN12 VGEN1 VGEN11 VGEN11 VGEN10 VGEN13 VGEN2	Vac
4	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
5	Pulse Frequency Square Wave	fgen1 fgen2 fgen3 fgen4 fgen5 fgen6 fgen7 fgen8 fgen9 fgen10	$\begin{array}{c} 100k \ \pm 10\% \ (3) \\ 20k \ \pm 10\% \ (4) \\ 10k \ \pm 10\% \ (3) \\ 5.0k \ \pm 10\% \ (3) \\ 2.5k \ \pm 10\% \ (3) \\ 1.2k \ \pm 10\% \ (3) \\ 625 \ \pm 10\% \ (3) \\ 156 \ \pm 10\% \ (3) \\ t_r \ = \ t_f \ \leq \ 400 ns \end{array}$	Hz
6	Pulse Square Wave	GEN11 GEN12 GEN13	One 5µs positive pulse each 35ms One 5µs negative pulse each 35ms One 5µs negative pulse each 35ms $t_r = t_f \le 400$ ns	-

NOTES: See Page 32.

مربو مربو



# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V

~


### <u>NOTES</u>

ب. مربع

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.
- 3. Duty Cycle = 50%.
- 4. Duty Cycle = 20%.




# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



ISSUE 1

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

ب. مرج **.** -



### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

### 4.9 TOTAL DOSE IRRADIATION TESTING

### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



### TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ) (NOTE 1)	ABSOLUTE		
						MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	~	-	~	~
2	Functional Test 2	~	As per Table 2	As per Table 2	-	-	~	-
3	Functional Test 3	-	As per Table 2	As per Table 2	~	~	-	-
4 to 5	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	±0.12	-	0.4	μΑ
6 to 18	Input Current Low Level	ΙL	As per Table 2	As per Table 2	± 20	-	-50	nA
19 to 31	Input Current High Level	IIH	As per Table 2	As per Table 2	± 20	-	50	nA
35	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	±0.026	-	0.26	V
36	Output Voltage Low Level 5	V <sub>OL5</sub>	As per Table 2	As per Table 2	± 0.026	-	0.26	V
40	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	3.98	-	V
41	Output Voltage High Level 5	V <sub>OH5</sub>	As per Table 2	As per Table 2	±0.2	5.48	-	V
42	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	- 0.45	- 1.45	V
43	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	0.45	1.35	V

### NOTES

مر م

1. The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.


. - ---

**.** .

---



### FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



- ----

### <u>NOTES</u>

------

1. Pin numbers in parenthesis are for the chip carrier package.

2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



۔ مربو

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
						MIN	MAX	
4 to 5	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	-	~	40	μА
42	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.6	-0.4	-1.5	V
43	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.6	0.4	1.4	V

..



ب مربر No. 9203/061

PAGE 39

### APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED DESCRIPTION OF DEVIATIONS		
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.	
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.	
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.	
Para. 4.2.5 Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The t limits of MIL-STD-883, Para. 4.5.8(c) may be used.		