

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 8-CHANNEL MULTIPLEXER/REGISTER WITH 3-STATE LATCHES, BASED ON TYPE 54HC356 ESCC Detail Specification No. 9306/055

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 40

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# **HCMOS 8-CHANNEL MULTIPLEXER/REGISTER**

# WITH 3-STATE LATCHES,

# **BASED ON TYPE 54HC356**

# ESA/SCC Detail Specification No. 9306/055

# space components coordination group

			Approved by				
	lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy			
~~ <b></b>	Issue 1	October 1992	18 monuel	1 Junio			
	Revision 'A'	June 1994 -	Tomas	tro leito			
	Revision 'B'	March 2002	7.200	A			



Rev. 'B'

PAGE 2

# DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	June '94	P1. Cover page : P2. DCN : P6. Table 1(a) : Lead Material and/or Finish amended P15. Para. 4.4.2 : Lead Finish, Types amended	None None 221050 221050
'Β'	Mar. '02	P1.       Cover page          P2.       DCN          P4.       T of C          P5.       Para. 1.3       New sentence added         P6.       Table 1(a)       New Variants 10 and 11 added         P9.       Figure 2(c)       In the drawing, Pin 20 location corrected         P10.       Notes to Figures       Title amended to read 2(a) to 2(d)         Note 9 text amended to include SO       Note 9 text amended to include SO         P10.       Figure 3(a)       Sub-title amended to include SO         P11.       Figure 3(a)       Sub-title amended to include SO         P14.       Figure 3(a)       Sub-title amended to include SO         P15.       Para. 4.3.2       Text amended to include SO         Para. 4.5.2       Text amended to include SO packages         P40.       Appendix 'A'       New sentence inserted after 'No. 23500'         Para. 4.5.2       Text amended to include SO packages         P40.       Appendix 'A'       New page added         Suppendix 'A'       New page added         Suppendix added       Note 9 text amended to include SO	None 221603 221603 221561 221561 221561 221561 221561 221561 221561 221603 221603
-			

	see	ESA/SCC Detail Specification No. 9306/055		PAGE ISSUE	3
		TABLE OF CONTENTS			
1.	GENERAL				Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10	Scope Component Type Variar Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions	rmation			5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
1.11 <b>2.</b>	Input and Output Protec				5
3.	APPLICABLE DOCUM	ENTS , ABBREVIATIONS, SYMBOLS AND U	AUTO		14
4.	REQUIREMENTS	, ADDREVIATIONS, STINDULS AND U	<u>CIIN</u>		14
4.1	General				14
4.2		Prosification			14
4.2.1	Deviations from Generic				14
4.2.1	Deviations from Special	In-process Controls			14
4.2.2	Deviations from Final Pr				14
4.2.3 4.2.4	Deviations from Burn-in				14
	Deviations from Qualific				14
4.2.5	Deviations from Lot Acc				15
4.3	Mechanical Requiremen	ts			15
4.3.1	Dimension Check				15
4.3.2	Weight				15
4.4	Materials and Finishes				15
4.4.1	Case				15
4.4.2	Lead Material and Finish	)			15
4.5	Marking				15
4.5.1	General				15
4.5.2	Lead Identification				15
4.5.3	The SCC Component N	umber			16
4.5.4	Traceability Information				16
4.6	Electrical Measurements				16
4.6.1	Electrical Measurements				16
4.6.2	Electrical Measurements	at High and Low Temperatures			16
4.6.3	Circuits for Electrical Me	easurements			16
4.7	Burn-in Tests				16
4.7.1	Parameter Drift Values				16
4.7.2	Conditions for H.T.R.B.				16
4.7.3		T.R.B. and Power Burn-in		· ~ 48r	16
4.8	Environmental and End			*	36
4.8.1	Electrical Measurements	on Completion of Environmental Tests	· • • •		~~ <u>36</u>
4.8.2	Electrical Measurements	at Intermediate Points during Endurance	Tests	- ر	36
4.8.3	Conditions for O	on Completion of Endurance Tests	,	-	36
4.8.4	Conditions for Operating			_	36
4.8.5	Electrical Circuits for Op			-	36
4.8.6	Conditions for High Tem	perature Storage Test			36

8

C	900	ESA/SCC Detail Specification No. 9306/055	÷	PAGE	4
4.9.1 A 4.9.2 E	Fotal Dose Irradiation Tr Application Bias Conditions Electrical Measurement	-			Page 36 36 36 36 36
1(b) M 2 E 3 E 4 P 5(a) C 5(b) C 5(c) C 6 E	Electrical Measurements Electrical Measurements Parameter Drift Values Conditions for Burn-in H Conditions for Burn-in H Conditions for Power Bu Electrical Measurements at Intermediate Points a	s at Room Temperature - d.c. Parameters s at Room Temperature - a.c. Parameters s at High and Low Temperatures ligh Temperature Reverse Bias, N-Channe ligh Temperature Reverse Bias, P-Channe irn-in and Operating Life Test s on Completion of Environmental Tests a nd on Completion of Endurance Testing s During and on Completion of Irradiation	els els nd		6 6 17 20 23 30 31 31 32 37 39
2 P 3(a) P 3(b) T 3(c) C 3(d) F 3(e) Ir 4 C 5(a) E 5(b) E 5(c) E 6 B	Electrical Circuit for Bur Electrical Circuit for Pov Bias Conditions for Irrad	easurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C ver Burn-in and Operating Life Test	hannels hannels		7 11 12 12 13 26 34 34 35 38
		FOR STMICROELECTRONICS (F)			40

**.** .

..


~ **.**...

ı.

· · · ·

~».

.



### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 8-Channel Multiplexer/Register with 3-State Latches, based on type 54HC356. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

## 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 PIN ASSIGNMENT

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

## 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

# 1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



\_ - - -

6

# TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
10	SO CERAMIC	2(d)	G2
11	SO CERAMIC	2(d)	G4

# TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	Vout	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	420	mW	Note 4
5	Supply Current	I <sub>DDop</sub>	70	mA	
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6

# <u>NOTES</u>

1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .

2. Input current limited to  $I_{IC} = \pm 20 \text{mA}$ .

3. Output current limited to  $I_{OUT} = \pm 35 \text{mA}$ .

- 4. The maximum device dissipation is determined by IDDop max. (70mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.


# **FIGURE 1 - PARAMETER DERATING INFORMATION**

Not applicable.



ISSUE 1

## FIGURE 2 - PHYSICAL DIMENSIONS





.... بر ه



# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


# FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN





SYMBOL	MILLIM	NOTES		
O TIMBOL	MIN	MAX	I NOTES	
A	2.10	2.72		
a1	3.0	3.70		
a2	0.63	1.14	2	
B	1.93	2.39		
b	0.40	0.50	5	
b1	0.20	0.30	5	
D	25.14	25.65		
E	7.36	7.87		
е	2.54 T	/PICAL	4, 6	
e1	22.73	22.99		
e2	7.62	8.12		
F	7.11	7.62		
	r	3.86		
K	11.30	11.56	,	
l	- 1.27 TY	1.27 TYPICAL		

---مرج






1

ISSUE

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



NOTES: See Page 10.



PAGE 10

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within  $\pm 0.13$ mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All leads or terminals.

---• در ش

6. 18 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.


- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.



PAGE 10A

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN




NOTES: See Page 10.

ست. مرج

200000000000000000000000000000000000000			****
<b>SEE</b>	ESA/SCC Detail Specification No. 9306/055	Rev. 'B'	PAGE 11 ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT




# FIGURE 3(b) - TRUTH TABLE


ſ			ΟυΤΙ	PUTS					
	SELECT (3)			СК	PUT ENA	BLES			
	S2	S1	S0		G1	<u>G2</u>	G3	W	Y
	X X X	X X X	X X X	X X X	H X X	X H X	X X L	Z Z Z	Z Z Z
	L	L	L	Ť	L	L	Н	DO	D0
	L	L	L	₹ A	L	L	н	D0n	D0n
	L	L	Н		L	L	н	D1	D1
	L	L	н	₩.	L	L	Н	D1n	D1n
	L	Н	L	Ť	L	L	н	D2	D2
	L	н	L	4	L	L	Н	D2n	D2n
	L.	н	Н	Ť	L	L	н	D3	D3
	L	Н	Н	<b>₹</b>	L	r	Н	D3n	D3n
	н	L	L		L	L	Н	D3n D4	D4
	Н	L	L	<b>T</b>	L	L	Н	D4n	D4 D4n
-	н	L	Н	┍╜╵┥ ╺┑	L	Ļ ~	·• <b>}</b> -	D5	_D5 ~
	Н	L	Н	Ţ¥.	L	L	Н	D5n	D5 -
	Н	Н	L		L	L	Н	D6	D6
	Н	н	L	₹ *	L	L	н	D6n	D6n
	Н	н	Н	Æ	L	L	н	D7	D7
L	H	Н	Н	₹.	L	L	н	D7n	D7n

NOTES: See Page 12.



# INTERNAL LATCH






# <u>NOTES</u>

- 1. Logic Level Definitions: L=Low Level, H=High Level, Z=High Impedance, X=Irrelevant.
- 2. 🛧 = Transition, Low to High. = Transition, High to Low.
- 3. This column shows the input address set-up with SC Low.
- 4. D0...D7. The level of the steady-state input at D0 to D7 respectively, at the time of the low-to-high transition of clock.
- 5. Qn = Data stored at the trailing-edge of the most recent ST pulse.
- 6. Qn = No Change.

#### FIGURE 3(c) - CIRCUIT SCHEMATIC

#### Not applicable.





# NOTES

1. Pin numbers shown are for DIP and FP





------- No. 9306/055

# FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

# INPUT PROTECTION

# **OUTPUT PROTECTION**







## 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

(a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.

(b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

## 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V<sub>IC</sub> = Input Clamp Voltage.
- I<sub>IC</sub> = Input Clamp Diode Current.

# 4. <u>REQUIREMENTS</u>

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 Deviations from Special In-process Controls
  - (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
  - (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



PAGE 15

# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

# 4.3 <u>MECHANICAL REQUIREMENTS</u>

# 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

## 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

## 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

### 4.5 <u>MARKING</u>

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



000000000000

# 4.5.3 <u>The SCC Component Number</u>

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

93060	10001	īΒ	Ľ
		T	
Detail Specification Number	1		
Type Variant (see Table 1(a))			
Testing Level (B or C, as applicable)			
Total Dose Irradiation Level (if applicable)			]

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5) \circ C$  and  $-55 (+5.0) \circ C$  respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 <u>BURN-IN TESTS</u>

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

## 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10 kHz$ (min) Note 1	-	v	~
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{1L} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	~	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	~
4 to 5	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin 20)	~	0.4	μΑ
6 to 21	Input Current Low Level	Ι <sub>ΙĽ</sub>	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V \\ V_{IN} \text{ (Remaining Inputs)} \\ = 6.0V \\ V_{DD} = 6.0V, V_{SS} = 0V \\ \text{(Pins } 1-2-3-4-5-6-7-8-9-11-12-13-14-15-16-17)}$	-	-50	nA
22 to 37	Input Current High Level	liμ	3010	4(c)	$V_{IN} \text{ (Under Test) } = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 1-2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17)	-	50	nA

**.** .

-

# NOTES: See Page 19.

مرج



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	
		OTTIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
38 to 39	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 18-19)	-	0.1	V
40 to 41	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OL} = 20\mu A \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (\text{Pins 18-19}) \end{array}$		0.1	V
42 to 43	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	-	0.1	V
44 to 45	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	~	0.26	V
46 to 47	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	-	0.26	V
48 to 49	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 18-19)	1.9	-	V
50 to 51	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	4.4	~	V
52 to 53	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4( <del>0</del> )	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	5.9	-	V
54 to 55	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OH} = -6.0mA \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pins \ 18-19) \end{array}$	3.98	- 490 -	V
56 ** to 57	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	5.48	-	V



PAGE 19

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
58	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(f)	) D7 Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$ , $I_{SS} = -10\mu A$ (Pin 10)		-1.45	V
59	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(g)	D7 Input at Ground All Other Inputs: $V_{IN} = -5.0Vdc$ $V_{SS} = -5.0V$ , $I_{DD} = 10\mu A$ (Pin 20)	0.45	1.35	V
60 to 75	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(h)	$\begin{split} &I_{IN} \; (\text{Under Test}) = ~0.1\text{mA} \\ &V_{DD} = \; \text{Open}, \; V_{SS} \; = 0\text{V} \\ &\text{All Other Pins Open} \\ &(\text{Pins 1-2-3-4-5-6-7-8-9-11-} \\ &12-13-14-15-16-17) \end{split}$	-0.4	-0.9	V
76 to 91	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$\begin{array}{ll} I_{\rm IN} \; ({\rm Under \; Test}) \; = \; 0.1 {\rm mA} \\ V_{\rm DD} \; = \; 0{\rm V}, \; V_{\rm SS} \; = \; {\rm Open}, \\ {\rm All \; Other \; Pins \; Open} \\ ({\rm Pins \; 1-2-3-4-5-6-7-8-9-11-} \\ 12-13-14-15-16-17) \end{array}$	0.4	0.9	V
92 to 93	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)		-	-0.5	µА
94 to 95	Current Third State (High Level Applied) V <sub>IN</sub> (Remaining V <sub>OUT</sub> = 6.0V		$V_{DD} = 6.0V, V_{SS} = 0V$	-	0.5	μΑ		

## <u>NOTES</u>

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 4. Measurement performed on a sample basis, LTPD 7 or lower (see Annexe I of ESA/SCC 9000).
- 5. A pulse, having the following conditions shall be applied to the clock input:  $V_P = 0V$ -to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that give in the "Limits" column.



~~ -

.

- -

-

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	11TS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
96 to 111	Input Capacitance	C <sub>IN</sub>	3012	4(j)	$V_{IN}$ (Not Under Test) = 0Vdc $V_{DD}$ = $V_{SS}$ = 0V Note 2 (Pins 1-2-3-4-5-6-7-8-9- 11-12-13-14-15-16-17)	~	10	pF
112	Propagation Delay Low to High, (CK to Y)	t <sub>PLH1</sub>	3003	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b).} V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 Pins 9 to 19	~	53	ns
113	Propagation Delay High to Low, (CK to Y)	t₽HL1	3003	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 Pins 9 to 19	-	53	ns
114	Propagation Delay Low to High, (S0 to Y)	₹₽ĽН2	3003	4(k)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\frac{Pins}{14 \text{ to } 19}$	-	57	ns
115	Propagation Delay High to Low, (S0 to Y)	tphl2	3003	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)}$ $= Figure 3(b)$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\frac{Pins}{14 \text{ to } 19}$	-	57	ns

NOTES: See Page 19.



PAGE 21

- - 40

• ~

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Gran
116	Propagation Delay Low to High, (SC to W)	t <sub>PLH3</sub>	3003	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = 4.5V, V_{SS} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $Note 3$ $\frac{Pins}{11 \text{ to } 18}$	-	59	ns
117	Propagation Delay High to Low, (SC to W)	tphr3	3003	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator} V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 Pins 11 to 18$	-	59	ns
118	Transition Time Low to High	tτιμ	3004	4(k)	$V_{IN} \text{ (Under Test)} = Pulse Generator V_{IN} (Remaining Inputs) = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 (Pin 19)$	-	12	ns
119	Transition Time High to Low	t⊤hl	3004	4(k)		-	12	ns
120	Output Enable Time High Impedance to Low Output (G1 to Y)	<sup>t</sup> ₽ZL	3003	4(k)		-	25	ns

NOTES: See Page 19.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	1 (	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
121	Output Enable Time High Impedance to High Output (G1 to Y)	tрzн	3003	4(k)	$\begin{array}{l} V_{\rm IN} \mbox{ (Under Test) = Pulse} \\ \mbox{ Generator} \\ V_{\rm IN} \mbox{ (Remaining Inputs) =} \\ \mbox{ Figure 3(b)} \\ V_{\rm DD} \mbox{ = } 4.5 \mbox{ V}, \mbox{ V}_{\rm SS} \mbox{ = } 0 \mbox{ V} \\ \mbox{ Note 3} \\ \hline \mbox{ Pins} \\ \hline \mbox{ 15 to 19} \end{array}$	~	25	ns
122	Output Disable Time Low Output to High Impedance (G1 to Y)	tpi.z	3003	4(k)	$\begin{array}{l} V_{\rm IN} \; ({\rm Under \; Test}) \; = \; {\rm Pulse} \\ {\rm Generator} \\ V_{\rm IN} \; ({\rm Remaining \; Inputs}) \; = \\ {\rm Figure \; 3(b)} \\ V_{\rm DD} \; = \; 4.5 {\rm V}, \; {\rm V_{SS}} \; = \; 0 {\rm V} \\ {\rm Note \; 3} \\ \underline{{\rm Pins}} \\ \overline{15} \; {\rm to} \; 19 \end{array}$	-	31	ns
123	Output Disable Time High Output to High Impedance (G1 to Y)	<sup>t</sup> рнz	3003	4(k)		-	31	ns
124	Maximum Clock Frequency	f <sub>(CL)</sub>	-	4(k)	Clock = Pulse Generator $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Notes 4 and 5 (Pin 9)	31	×	MHz

NOTES: See Page 19.

ىت. مۇرچ



--- -**--**-

... .

-----

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	LINUT
		UTINDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ $t_r < 1.0\mu$ s, f = 10kHz (min) Note 1	-		
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 5	Quiescent Current	dal	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	*	8.0	μА
6 to 21	Input Current Low Level	ι <sub>IL</sub>	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V$ $V_{IN} \text{ (Remaining Inputs)}$ = 6.0V $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 1-2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17)	7	- 1.0	μΑ
22 to 37	Input Current High Level	l <sub>IH</sub>	3010	4(c)	$V_{IN} \text{ (Under Test) } = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 1-2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17)	-	1.0	μΑ

NOTES: See Page 19.



# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIN	1ITS	
		OTTIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
38 to 39	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 18-19)	-	0.1	V
40 to 41	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	-	0.1	V
42 to 43	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	-	0.1	V
44 to 45	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	-	0.4	V
46 to 47	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	~	0.4	V
48 to 49	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 18-19)	1.9	-	V
50 to 51	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4( <del>0</del> )	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	4.4	-	V
52 to 53	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4( <del>0</del> )	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	5.9	~	V
54 to 55	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -6.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 18-19)	3.7	~ ~ ~ &	V
56 <sup>~~</sup> to 57	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -7.8mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	5.2	-	V



# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	- Crurr
60 to 75	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	·	4(h)	I) I <sub>IN</sub> (Under Test) = -0.1mA V <sub>DD</sub> = Open, V <sub>SS</sub> = 0V All Other Pins Open (Pins 1-2-3-4-5-6-7-8-9-11- 12-13-14-15-16-17)		- 1.2	V
76 to 91	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$\begin{array}{ll} I_{\rm IN} \; ({\rm Under \; Test}) \; = \; 0.1 {\rm mA} \\ V_{\rm DD} \; = \; 0{\rm V}, \; V_{\rm SS} \; = \; {\rm Open}, \\ {\rm All \; Other \; Pins \; Open} \\ ({\rm Pins \; 1-2-3-4-5-6-7-8-9-11-12-13-14-15-16-17}) \end{array}$	0.1	1.2	V
92 to 93	Output Leakage Current Third State (Low Level Applied)	lozl	3006	4(i)	$V_{IN}(\overline{G1}) = 6.0V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{OUT} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	-	-10	μΑ
94 to 95	Output Leakage Current Third State (High Level Applied)	lozн	3006	4(i)	$V_{IN}(\overline{G1}) = 6.0V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{OUT} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 18-19)	-	10	μΑ

- ---

... •

NOTES: See Page 19.

يت. مرج



## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

## FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN						INP	UTS	3							OUTF	PUTS	PACKAGE	D.C. SI	JPPLY		
NO.	1	2	3	4	5	6	7	8	9	11	12	13	14	15	16	17	18	19	DIL, FP CCP	10	20
1	1	1	1	1	1	1	1	1	Ť	1	1	1	1	0	0	1	OPE	EN		V <sub>SS</sub>	V <sub>DD</sub>
2	0	0	0	0	0	0	0	0	∱	0	0	0	0	0	0	1	OPE	EN		Ţ	Ţ

### NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be inlcuded as an Appendix. 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ ,  $\mathcal{F} = \text{Transition}$ , Low to High

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



### NOTES

---\*\*

1. Each input to be tested separately.





1. Each input to be tested separately.



## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL






### **NOTES**

- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OL</sub>.
- 2. Each output to be tested separately.


#### NOTES

- 1. V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>.
- 2. Each output to be tested separately.


# FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL




## FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL




# FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)







NOTES 1. Each output to be tested separately.










# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



## <u>NOTES</u>

1. Pulse Generator - V<sub>P</sub> = 0 to V<sub>DD</sub>, t<sub>r</sub> and t<sub>f</sub> ≤ 6ns, f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ . 2.  $C_L = 50$  pF ± 5% including scope, wiring and stray capacitance without package in test fixture.



ىت مرج No. 9306/055

PAGE 30

ISSUE 1

# TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 120	nA
6 to 21	Input Current Low Level	I <sub>IL</sub>	As per Table 2	As per Table 2	±20	nA
22 to 37	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	nA
44 to 45	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.026	V
54 to 55	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	V
58	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
59	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

~

....



# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins 18-19)	V <sub>OUT</sub>	Open or V <sub>SS</sub>	
3	Inputs - (Pins 1-2-3-4-5-6-7-8-9-11-12- 13-14-15-16-17)	V <sub>IN</sub>	V <sub>SS</sub>	V
4	Positive Supply Voltage (Pin 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

#### <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega min$ . to  $10k\Omega max$ .

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins 18-19)	Vout	Open or V <sub>DD</sub>	~
3	Inputs - (Pins 1-2-3-4-5-6-7-8-9-11-12- 13-14-15-16-17)	V <sub>IN</sub>	V <sub>DD</sub>	V
4	Positive Supply Voltage (Pin 20)	V <sub>DD</sub>	6.0( + 0-0.5)	v
5	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

## <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins 18-19)	Vout	V <sub>DD</sub>	V
3	Inputs - (Pins 1-5) (Pins 2-6) (Pins 3-7) (Pins 4-8) (Pin 9) (Pin 11) (Pin 12) (Pin 13) (Pin 14) (Pin 15) (Pin 16) (Pin 17)	V <sub>IN</sub>	V <sub>GEN5</sub> V <sub>GEN4</sub> V <sub>GEN3</sub> V <sub>GEN2</sub> V <sub>GEN1</sub> V <sub>GEN9</sub> V <sub>GEN8</sub> V <sub>GEN7</sub> V <sub>GEN6</sub> V <sub>GEN10</sub> V <sub>GEN12</sub> V <sub>GEN11</sub>	Vac
4	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
5	Pulse Frequency Square Wave	fgen1 fgen2 fgen3 fgen4 fgen5 fgen6 fgen7 fgen8 fgen9	$\begin{array}{c} 100k \ \pm 10\% \\ 20k \ \pm 10\% \\ 20k \ \pm 10\% \\ 20k \ \pm 10\% \\ 10k \ \pm 10\% \\ 5.0k \ \pm 10\% \\ 5.0k \ \pm 10\% \\ 2.5k \ \pm 10\% \\ 1.25k \ \pm 10\% \\ 1.25k \ \pm 10\% \\ 625 \ \pm 10\% \\ t_r = t_f \leq 400 ns \end{array}$	Hz
6	Pulse Square Wave	GEN10 GEN11 GEN12	One 5 $\mu$ s positive pulse each 35ms One 5 $\mu$ s negative pulse each 35ms One 5 $\mu$ s positive pulse each 35ms $t_r = t_f \leq 400$ ns	-
7	Positive Supply Voltage (Pin 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
8	Negative Supply Voltage (Pin 10)	V <sub>SS</sub>	0	V

.

....

NOTES: See Page 33.

ىت. موج



# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST (CONT'D)

# <u>NOTES</u>


1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max. 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.

- 3.


V <sub>GEN3</sub>	
V <sub>GEN4</sub>	
V <sub>GEN5</sub>	
V <sub>GEN6</sub>	
V <sub>GEN7</sub>	
V <sub>GEN8</sub>	
V <sub>GEN9</sub>	
5µs →	I.
V <sub>GEN11</sub>	
5µs>-	
5µs →	-
	-



# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS




# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS





ISSUE 1

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



.... مرج

· · ·



\_ -

#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

## 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \ ^{\circ}C.$ 

## 4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

## 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

#### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.




# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ) (NOTE 1)	ABSOLUTE		LIKUT
						MIN	MAX	UNIT
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	~	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	±0.12	-	0.4	μΑ
6 to 21	Input Current Low Level	łιL	As per Table 2	As per Table 2	± 20	-	-50	nA
22 to 37	Input Current High Level	IH	As per Table 2	As per Table 2	± 20	-	50	nA
44 to 45	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	±0.026		0.26	V
46 to 47	Output Voltage Low Level 5	V <sub>OL5</sub>	As per Table 2	As per Table 2	±0.026	-	0.26	V
54 to 55	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	3.98	-	V
56 to 57	Output Voltage High Level 5	V <sub>OH5</sub>	As per Table 2	As per Table 2	±0.2	5.48	~	V
58	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	- 0.45	- 1.45	V
59	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V
92 to 93	Output Leakage Current Third State (Low Level Applied)	I <sub>OZL</sub>	As per Table 2	As per Table 2	± 0.2	u	- 0.5	μA
94 to- 95	Output Leakage Current Third State (High Level Applied)	lozн	As per Table 2	As per Table 2	± 0.2	• • •	• 0.5	μA

## <u>NOTES</u>

1. The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



### $6.0 \pm 0.3 V$ 54HC356

.

# FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING

# <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



ىت. مەرج No. 9306/055

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
						MIN	MAX	
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	-	-	40	μΑ
58	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.6	- 0.4	-1.5	V
59	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.6	0.4	1.4	V



ــــ مرج No. 9306/055

Rev. 'B'

PAGE 40

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS			
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			