

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS ANALOGUE

MULTIPLEXER/DEMULTIPLEXER,

(TRIPLE 2-CHANNEL)

**BASED ON TYPE 54HC4053** 

ESCC Detail Specification No. 9408/065

## ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 46

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS ANALOGUE

MULTIPLEXER/DEMULTIPLEXER,

(TRIPLE 2-CHANNEL)

**BASED ON TYPE 54HC4053** 

ESA/SCC Detail Specification No. 9408/065



## space components coordination group

		Approved by		
-	lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
موج	Issue 2	March 2002	71.180 <sub>45</sub>	Ago



PAGE 2

ISSUE 2

## **DOCUMENTATION CHANGE NOTICE**

DOCUMENTATION CHANGE NOTICE					
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.	
		This issue supercedes Revisions 'A', 'B' and DCRs:-  Cover page DCN Para. 1.3 Table 1(a) Figure 2(c) Figure 2(e) Notes to Figures  Figure 3(a)  Para. 4.3.2 Para. 4.4.2 Para. 4.5.2 Appendix 'A'	s Issue 1 and incorporates all modifications defined in 'C' to Issue 1 and the changes agreed by the following 'C' to Issue 1 and the changes agreed by the following 'C' to Issue 1 and the changes agreed by the following 'C' to Issue 1 and the changes agreed by the following Side Elevation corrected :  New Side Elevation corrected :  Dimension C amended :  New Figure added :  Title amended to read 2(a) to 2(e) :  Note 9 text amended to include SO :  Text amended to include SO :  Text amended to include SO :  New sentence inserted after 'No. 23500' :  Text amended to include SO packages :  New page added :  Manufacturer's deviations added	None None 221603 221564 221564 221564 221564 221564 221564 221564 221603 221603	
			45		



PAGE 3

ISSUE 2

## TABLE OF CONTENTS

4	APAIPO AI			<u>Page</u>
1.	GENERAL			5
1.1	Scope			
1.2	Component Type Variants			5
1.3	Maximum Ratings			5
1.4	Parameter Derating Information			5
1.5	Physical Dimensions			5
1.6	Pin Assignment			5 5
1.7	Truth Table			
1.8	Circuit Schematic			5
1.9	Functional Diagram			5 5 5
1.10	Handling Precautions			5
1.11	Input and Output Protection Networks			5
1.11	input and Odiput Protection Networks			5
2.	APPLICABLE DOCUMENTS			16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS			16
4.	REQUIREMENTS			16
4.1	General			
4.2	Deviations from Generic Specification			16
4.2.1	Deviations from Special In-process Controls			16
4.2.2	Deviations from Final Production Tests			16
4.2.3	Deviations from Burn-in Tests			16
4.2.4	Deviations from Qualification Tests			16
4.2.5	Deviations from Lot Acceptance Tests			16
4.3	Mechanical Requirements			17
4.3.1	Dimension Check			17
4.3.2	Weight			17
4.4	Materials and Finishes			17
4.4.1	Case			17
4.4.2	Lead Material and Finish			17
4.5	Marking			17
4.5.1	General			17
4.5.2	Lead Identification			17
4.5.3	The SCC Component Number			17
4.5.4	Traceability Information			18
4.6	Electrical Measurements			18
4.6.1	Electrical Measurements at Room Temperature			18
4.6.2	Electrical Measurements at High and Low Temperatures			18
4.6.3	Circuits for Electrical Measurements			18
4.7	Burn-in Tests			18
4.7.1	Parameter Drift Values			18
4.7.2	Conditions for H.T.R.B. and Power Burn-in			18
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in			18
4.8	Environmental and Endurance Tests		· - 45	18
4.8.1			•	42
4.8.2	Electrical Measurements on Completion of Environmental Tests-	~ •		42
4.8.3	Electrical Measurements at Intermediate Points during Endurance Tests	,	:-	42
4.8.4	Electrical Measurements on Completion of Endurance Tests		J-	42
4.8.5	Conditions for Operating Life Tests		-	42
4.8.6	Electrical Circuits for Operating Life Tests Conditions for High Tomporature Storage Test			42
7.0.0	Conditions for High Temperature Storage Test			42



PAGE 4 ISSUE 2

4.9 4.9.1 4.9.2 4.9.3	Total Dose Irradiation Testing Application Bias Conditions Electrical Measurements	<u>Page</u> 42 42 42 42
TABLI		
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	19
n	Electrical Measurements at Room Temperature - a.c. Parameters	23
3 4	Electrical Measurements at High and Low Temperatures Parameter Drift Values	26
5(a)		36
5(b)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels Conditions for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Conditions for Power Burn-in and Operating Life Test	37
6	Electrical Measurements on Completion of Environmental Tests and	38
	at Intermediate Points and on Completion of Endurance Testing	43
7	Electrical Measurements During and on Completion of Irradiation Testing	45
FIGUE	<u>res</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	14
3(e) 4	Input and Output Protection Networks Circuits for Electrical Measurements	15
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	30
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	40
5(c)	Electrical Circuit for Power Burn-in and Operating Life Test	40
6	Bias Conditions for Irradiation Testing	41 44
APPEN	NDICES (Applicable to specific Manufacturers only)	
'A'	AGREED DEVIATIONS FOR STMICROELECTRONICS (E)	••



PAGE

ISSUE 2

5

#### 1. <u>GENERAL</u>

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Analogue Multiplexer/Demultiplexer, (Triple 2-Channel) based on Type 54HC4053. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 500Volts.

#### 1.11 <u>INPUT AND OUTPUT PROTECTION NETWORKS</u>

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



PAGE ISSUE 2

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

#### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	$V_{\mathrm{DD}}$	-0.5 to +7.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Notes 1, 2
3	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	300	mW	Note 4
5	Supply Current	I <sub>DDop</sub>	50	mA	
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6

- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $I_{IC} = \pm 20mA$ .
- Output current limited to l<sub>OUT</sub> = ±25mA.
   The maximum device dissipation is determined by l<sub>DDop</sub> max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

#### FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.





PAGE

ISSUE 2

#### FIGURE 2- PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	ETRES		
STWOOL	MIN	MAX	NOTES	
Α	6.75	7.06		
В	9.76	10.14		
C	1.49	1.95		
D	0.10	0.15	5	
E	8.76	9.01		
F	1.27 T\	, /PICAL	3, 6	
G	.0,38	0.48	5	
Н	6.0		5	
L	18.75	22.0	~*	
M	-0.33	0.43	,	
N	4.31 TY	PICAL		




PAGE

е2

ISSUE 2

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTES
OTMIDOL	MIN	MAX	NOTES
А	2.10	2.54	***************************************
a1	3.0	3.70	
a2	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	5
b1	0.20	0.30	5
D	18.79	19.20	
E	7.36	7.87	
е	2.54 T	YPICAL	4, 6
e1	17.65	17.90	
e2	7.62	8.12	
F	7.11	7.62	
1	£	3,70	
K	10.90	12.10	
$\ell$	1.27 T	/PICAL	5




PAGE

ISSUE 2

9

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL




Canadagagagagagagagagagagagagagagagagagag	DIMENSIONS	MILLIM MIN	ETRES MAX	NOTES
Samo a series de la company de	A A1 B C C <sub>1</sub>	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
000000000000000000000000000000000000000	D' D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
NACOTA DE LA CONTRACTOR	E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4 .
SOCOOCOOCOO	t, g h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5



PAGE 10 ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



***************************************	**************************************	***************************************	gaaaaaaaaa
SYMBOL	MILLIM	MILLIMETRES	
01111002	MIN	MAX	NOTES
Α	2.10	2.71	***************************************
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
		3.83	
K	10.90	12.10	
$\ell$	1.14	1.50	8




PAGE

ISSUE 2

11

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



Basessessesses	paraceoocco	************************************	~ <del>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</del>
SYMBOL	MILLIMETRES		NOTES
OTMOOL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TY	PICAL -	_5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	***************************************
N	4.31 TYPICAL		



PAGE 12

ISSUE 2

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE


- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All leads or terminals.
- 14 spaces for flat, SO and dual-in-line packages.
   16 spaces for chip carrier packages.
- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.



PAGE 13

ISSUE 2

## FIGURE 3(a) - PIN ASSIGNMENT



**TOP VIEW** 

## FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND																
DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20



PAGE 14

ISSUE 2

#### FIGURE 3(b) - TRUTH TABLE

	INPUT S	STATES		// CD 1/2 CD 1 ( ) // CD 1
INHIBIT	C	В	A	"ON" CHANNEL(S)
L	L	L	L	ax bx cx
L	L	L	Н	ax bx cy
L	L	Н	L	ax by cx
L	L.	Н	Н	ax by cy
L	Н	L	L.	ay bx cx
L	Н	L	Н	ay bx cy
L	Н	Н	L	ay by cx
L	Н	Н	Н	ay by cy
Н	X	Х	Х	NONE


#### **NOTES**

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.

## FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM



#### NOTES

1. Pin Numbers shown are for DIP and FP.




PAGE 15


ISSUE 2

## FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

## **CONTROL INPUT PROTECTION**

## SIGNAL INPUT/OUTPUT PROTECTION







PAGE 16

ISSUE 2

#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

## 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V<sub>IC</sub> = Input Clamp Voltage.

Ic = Input Clamp Diode Current.

#### 4. <u>REQUIREMENTS</u>

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

## 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

None.

#### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



PAGE 17

ISSUE 2

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 <u>MECHANICAL REQUIREMENTS</u>

#### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

#### 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 2

#### 4..5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>940806</u> 50	)1BF
Detail Specification Number		$\  \ $
Type Variant (see Table 1(a))		] ]]
Testing Level (B or C, as app	licable)	
Total Dose Irradiation Level (if		

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

		1	J	·	TOTAL PRIMAR POLICE OF PRIMARY			-
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	/ITS	UNIT
			883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Jen
1	Functional Test 1	-	~	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2.0V$ , $V_{SS} = V_{EE} = 0V$ $t_r < 1.0\mu s$ , $f = 10kHz$ (min) Note 1	<b>va</b>	-	-
2	Functional Test 2	-	•	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $V_{DD} = 4.5V$ , $V_{SS} = V_{EE} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz$ (min) Note 1	-	~	-
3	Functional Test 3	~	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $V_{DD} = 6.0V$ , $V_{SS} = V_{EE} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	<b>3</b>	*	:
4 to 5	Quiescent Current	aal	3005	4(a)	$V_{IL} = 0V$ , $V_{IH} = 6.0V$ $V_{DD} = 6.0V$ , $V_{SS} = V_{EE} = 0V$ (Pin D/F 16) (Pin C 20)	<b>64</b>	0.4	μA
6 to 9	Input Current Low Level Address and Inhibit	IιL	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = $V_{EE}$ = 0V (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	~	-50	nA
10 to 13	Input Current High Level Address and Inhibit	lн	3010	4(c)	$V_{IN}$ (Under Test) = 6.0V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 6.0V, $V_{SS}$ = $V_{EE}$ = 0V (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	~	50	nA
14 to 19	Channel OFF Leakage Current 1 (Any Channel)	l <sub>OFF1</sub>	-	4(d)	$V_{IN}$ (Inhibit) = 6.0V $V_{IN}$ (Address Inputs) = 0V $V_{IN}$ (Channel I/O) = 6.0V $V_{IN}$ (Channel O/I) = 0V $V_{DD}$ = 6.0V, $V_{SS}$ = $V_{EE}$ = 0V $V_{DD}$ = 6.0V = 0.00 $V_{DD}$ = 0.00 $V_{D$	· · · · · · · · · · · · · · · · · · ·	-100	nA



PAGE 20

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

<u> </u>		Γ	T	<u> </u>		·		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	110.	C = CCP)	MIN	MAX	
20 to 25	Channel OFF Leakage Current 2 (Any Channel)	l <sub>OFF2</sub>	-	4(d)	$\begin{array}{c} V_{IN} \ (Inhibit) = 6.0V \\ V_{IN} \ (Address \ Inputs) = 0V \\ V_{IN} \ (Channel \ I/O) = 0V \\ V_{IN} \ (Common \ O/I) = 6.0V \\ V_{DD} = 6.0V, \ V_{SS} = V_{EE} = 0V \\ \hline \frac{Pins \ D/F}{15 \ to \ 1} \qquad 19 \ to \ 2 \\ 15 \ to \ 2 \qquad 19 \ to \ 3 \\ 4 \ to \ 3 \qquad 5 \ to \ 4 \\ 4 \ to \ 5 \qquad 5 \ to \ 7 \\ 14 \ to \ 12 \qquad 18 \ to \ 15 \\ 14 \ to \ 13 \qquad 18 \ to \ 17 \\ \end{array}$	-	100	nA
26 to 28	Channel OFF Leakage Current 3 (All Channels)	loff3	•	4(e)	$\begin{array}{c} V_{IN} \ (Inhibit) = 6.0V \\ V_{IN} \ (Address \ Inputs) = 0V \\ V_{IN} \ (Channel \ I/O) = 0V \\ V_{IN} \ (Common \ O/I) = 6.0V \\ V_{DD} = 6.0V dc, \ V_{SS} = V_{EE} = 0V \\ \hline \frac{Pins \ D/F}{4 \ to \ 3} \qquad \frac{Pins \ C}{5 \ to \ 4} \\ 4 \ to \ 5 \qquad 5 \ to \ 7 \\ 14 \ to \ 12 \qquad 18 \ to \ 15 \\ 14 \ to \ 13 \qquad 18 \ to \ 17 \\ 15 \ to \ 1 \qquad 19 \ to \ 2 \\ 15 \ to \ 2 \qquad 19 \ to \ 3 \\ \end{array}$	1	100	nA
29 to 31	Channel OFF Leakage Current 4 (All Channels)	l <sub>OFF4</sub>	•	4(e)	$\begin{split} &V_{IN} \text{ (Inhibit)} = 6.0V \\ &V_{IN} \text{ (Address Inputs)} = 0V \\ &V_{IN} \text{ (Channel I/O)} = 6.0V \\ &V_{IN} \text{ (Common O/I)} = 0V \\ &V_{DD} = 6.0V, V_{SS} = V_{EE} = 0V \\ &\frac{\text{Pins D/F}}{3 \text{ to } 4} & 4 \text{ to } 5 \\ &5 \text{ to } 4 & 7 \text{ to } 5 \\ &12 \text{ to } 14 & 15 \text{ to } 18 \\ &13 \text{ to } 14 & 17 \text{ to } 18 \\ &1 \text{ to } 15 & 2 \text{ to } 19 \\ &2 \text{ to } 15 & 3 \text{ to } 19 \end{split}$	~	-100	nA



PAGE 21 ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

r				1				***************************************
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LI	MITS	UNIT
			883	ria.	C = CCP)	MIN	MAX	
32 to 79	Channel ON Resistance 1	R <sub>ON1</sub>	•	4(f)	$\begin{array}{c} V_{IN}  (\text{Inhibit}) = 0V \\ V_{IN}  (\text{Address Inputs}): \\ V_{IL} = 0V,  V_{IH} = 3.15V \\ I_{SIG} = 1.0 \text{mA} \\ Channel Input Conditions: } \\ Test Table, Figure 4(f)(ii) \\ V_{DD} = 4.5V,  V_{SS} = V_{EE} = 0V \\ Note 2 \\ \hline \frac{Pins  D/F}{1  to  15}  \frac{Pins  C}{2  to  19} \\ 2  to  15  3  to  19 \\ 3  to  4  4  to  5 \\ 5  to  4  7  to  5 \\ 12  to  14  15  to  18 \\ 13  to  14  17  to  18 \\ 15  to  1  19  to  2 \\ 15  to  2  19  to  3 \\ 4  to  3  5  to  4 \\ 4  to  5  5  to  7 \\ 14  to  12  18  to  15 \\ 14  to  13  18  to  17 \\ \end{array}$	-	180	Ω
80 to 115	Channel ON Resistance 2	R <sub>ON2</sub>	5	4(f)	$\begin{split} &V_{\text{IN}} \text{ (Inhibit)} = 0V \\ &V_{\text{IN}} \text{ (Address Inputs)} \text{:} \\ &V_{\text{IL}} = 0V, \ V_{\text{IH}} = 4.2V \\ &I_{\text{SIG}} = 1.0\text{mA} \\ &\text{Channel Input Conditions} \text{:} \\ &\text{Test Table, Figure 4(f)(ii)}. \\ &V_{\text{DD}} = 6.0V, \ V_{\text{SS}} = V_{\text{EE}} = 0V \\ &\text{Note 2} \\ &\underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ &1 \text{ to 15} \qquad 2 \text{ to 19} \\ &2 \text{ to 15} \qquad 3 \text{ to 19} \\ &3 \text{ to 4} \qquad 4 \text{ to 5} \\ &5 \text{ to 4} \qquad 7 \text{ to 5} \\ &12 \text{ to 14} \qquad 15 \text{ to 18} \\ &13 \text{ to 14} \qquad 17 \text{ to 18} \\ &15 \text{ to 1} \qquad 19 \text{ to 2} \\ &15 \text{ to 2} \qquad 19 \text{ to 3} \\ &4 \text{ to 3} \qquad 5 \text{ to 4} \\ &4 \text{ to 5} \qquad 5 \text{ to 7} \\ &14 \text{ to 12} \qquad 18 \text{ to 15} \\ &14 \text{ to 13} \qquad 18 \text{ to 17} \\ \end{split}$	-	160	Ω



PAGE 22

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

F	<del></del>		<del></del>	·			100	
NO.	CHARACTÉRISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
ļ			883		C = CCP)	MIN	MAX	
116	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(g)	Inhibit and $V_{EE}$ at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
117	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(h)	Inhibit at Ground All Other Inputs: V <sub>IN</sub> = -5.0V V <sub>SS</sub> = V <sub>EE</sub> = -5.0V, I <sub>DD</sub> = 10µA (Pin D/F 16) (Pin C 20)	0.45	1.35	V
118 to 121	Input Clamp Voltage 1 (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(i)	$I_{IN}$ (Under Test) = -0.1mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-0.4	-0.9	V :
122 to 125	Input Clamp Voltage 2 (to V <sub>DD</sub> )	V <sub>IC2</sub>	•	4(i)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	0.4	0.9	V
126 to 134	Input Clamp Voltage 3 (to V <sub>SS</sub> )	V <sub>IC3</sub>	-	4(i)	$I_{\rm IN}$ (Under Test) = -0.1mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-12-13-14-15) (Pins C 2-3-4-5-7-15-17-18-19)	-0.2	-0.9	V
135 to 143	Input Clamp Voltage 4 (to V <sub>DD</sub> )	V <sub>IG4</sub>	•	4(i)	I <sub>IN</sub> (Under Test) = 0.1mA V <sub>DD</sub> = 0V, V <sub>SS</sub> = Open All Other Pins Open (Pins D/F 1-2-3-4-5-12-13- 14-15) (Pins C 2-3-4-5-7-15-17- 18-19)	0.2	0.9	V



PAGE 23 ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

r		·	~	<del></del>	***************************************			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIM	IITS MAX	UNIT
144 to 147	Input Capacitance (Control Inputs)	C <sub>IN</sub>	3012	4(j)	V <sub>IN</sub> (Not Under Test) = 0V V <sub>DD</sub> = V <sub>SS</sub> = V <sub>EE</sub> = 0V Note 3 (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-	10	pF
148 to 153	Input or Output Capacitance (Channel IN/OUT)	C <sub>IN-OUT</sub>	3012	4(k)	V <sub>IN</sub> (Not Under Test) = 0V V <sub>DD</sub> = V <sub>SS</sub> = V <sub>EE</sub> = 0V Note 3 (Pins D/F 1-2-3-5-12-13) (Pins C 2-3-4-7-15-17)	-	10	pF
154 to 156	Output or Input Capacitance (Common OUT/IN)	C <sub>OUT-IN</sub>	3012	4(I)	V <sub>IN</sub> (Not Under Test) = 0V V <sub>DD</sub> = V <sub>SS</sub> = V <sub>EE</sub> = 0V Note 3 (Pins D/F 4-14-15) (Pins C 5-18-19)	~	38	pF
157 to 158	Propagation Delay Low to High Signal IN to Signal OUT (Channel turned ON) (by to bCO/l and bCO/l to by)	ФLH1	3003	4(m)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Address Inputs) = 4.2V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = $V_{EE}$ = 0V Note 4 Pins D/F Pins C 1 to 15 2 to 19 15 to 1 19 to 2	-	12	ns
159 to 160	Propagation Delay High to Low Signal IN to Signal OUT (Channel turned ON) (by to bCO/l and bCO/l to by)	<sup>†</sup> PHL1	3003	4(m)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (Address Inputs) = 4.2V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = $V_{EE}$ = 0V Note 4 Pins D/F Pins C 1 to 15 2 to 19 15 to 1 19 to 2	1	12	ns
161	Propagation Delay Low to High Select IN to Common OUT/IN (Channel turned ON) (A to aCO/I)	<sup>†</sup> PLH2	3003	4(m)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (ax) = 0.9V $V_{IN}$ (ay) = 3.15V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = $V_{EE}$ = 0V Note 4 Pins D/F Pins C 11 to 14 14 to 18	-	44	ns



PAGE 24 ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

		т	***************************************	·····	T	-	~~~~	·
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIN	MAX	UNIT
162	Propagation Delay High to Low Select IN to Common OUT/IN (Channel turned ON) (A to aCO/I)	tPHL2	3003	4(m)	$V_{\text{IN}} \text{ (Under Test)} = \text{Pulse}$ $\text{Generator}$ $V_{\text{IN}} \text{ (ax)} = 0.9 \text{V}$ $V_{\text{IN}} \text{ (ay)} = 3.15 \text{V}$ $V_{\text{IN}} \text{ (Remaining Inputs)} = 0 \text{V}$ $V_{\text{DD}} = 4.5 \text{V}, V_{\text{SS}} = V_{\text{EE}} = 0 \text{V}$ $\text{Note 4}$ $\frac{\text{Pins D/F}}{11 \text{ to } 14} \frac{\text{Pins C}}{14 \text{ to } 18}$	:	44	ns
163	Output Enable Time High Impedance to Low Output 1 (A to ay)	<sup>†</sup> PZL1	3003	4(m)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (aCO/l) = 0.9V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = $V_{EE}$ = 0V Note 4 Pins D/F Pins C 11 to 13 14 to 17	-	44	ns
164 to 165	Output Enable Time High Impedance to Low Output 2 (Inhibit to ax and aCO/I)	<sup>†</sup> PZL2	3003	4(m)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (ax) or (aCO/I) = 0.9V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = $V_{EE}$ = 0V Note 4 Pins D/F Pins C 6 to 12 8 to 15 6 to 14 8 to 18	-	44	ns
166	Output Enable Time High Impedance to High Output 1 (A to ay)	t <sub>PZH1</sub>	3003	4(m)	$\begin{array}{lll} V_{IN} \ (\text{Under Test}) &=& \text{Pulse} \\ \text{Generator} \\ V_{IN} \ (\text{aCO/I}) &=& 3.15 \text{V} \\ V_{IN} \ (\text{Remaining Inputs}) &=& 0 \text{V} \\ V_{DD} &=& 4.5 \text{V}, \ V_{SS} &=& V_{EE} &=& 0 \text{V} \\ \text{Note 4} &=& \frac{\text{Pins C}}{11 \ \text{to } 13} & \frac{\text{Pins C}}{14 \ \text{to } 17} \end{array}$	~	44	ns
167 to 168	Output Enable Time High Impedance to High Output 2 (Inhibit to ax and aCO/I)	<sup>†</sup> PZH2	3003	4(m)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (ax) or (aCO/I) = 3.15V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = $V_{EE}$ = 0V Note 4 Pins D/F Pins C 6 to 12 8 to 15 6 to 14 8 to 18		44 *	ns



PAGE 25

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

	<del></del>	·	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~					
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIV	IITS	UNIT
	:		883	ria.	C = CCP)	MIN	MAX	7.117
169	Output Disable Time Low Output to High Impedance 1 (A to ay)	tPLZ1	3003	4(m)	$\begin{array}{c} V_{\text{IN}} \text{ (Under Test)} = \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} \text{ (aCO/I)} = 0.9V \\ V_{\text{IN}} \text{ (Remaining Inputs)} = 0V \\ V_{\text{DD}} = 4.5V, V_{\text{SS}} = V_{\text{EE}} = 0V \\ \text{Note 4} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 11 \text{ to } 13 \qquad \underline{\text{14 to }} 17 \\ \end{array}$	~	42	ns
170 to 171	Output Disable Time Low Output to High Impedance 2 (Inhibit to ax and aCO/I)	: <sup>†</sup> PLZ2	3003	4(m)	$\begin{array}{c} V_{\text{IN}} \text{ (Under Test)} = \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} \text{ (ax) or (aCO/l)} = 0.9V \\ V_{\text{IN}} \text{ (Remaining Inputs)} = 0V \\ V_{\text{DD}} = 4.5V, V_{\text{SS}} = V_{\text{EE}} = 0V \\ \text{Note 4} \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 6 \text{ to } 12 \qquad 8 \text{ to } 15 \\ 6 \text{ to } 14 \qquad 8 \text{ to } 18 \\ \end{array}$	-	42	ns
172	Output Disable Time High Output to High Impedance 1 (A to ay)	<sup>t</sup> PHZ1	3003	4(m)	$\begin{array}{lll} V_{IN} \text{ (Under Test)} &=& \text{Pulse} \\ \text{Generator} \\ V_{IN} \text{(aCO/I)} &=& 3.15 \text{V} \\ V_{IN} \text{ (Remaining Inputs)} &=& 0 \text{V} \\ V_{DD} &=& 4.5 \text{V},  V_{SS} &=& V_{EE} &=& 0 \text{V} \\ \text{Note 4} \\ \underline{Pins D/F} & \underline{Pins C} \\ 11 & \text{to } 13 & 14 & \text{to } 17 \end{array}$	ī	42	ns
173 to 174	Output Disable Time High Output to High Impedance 2 (Inhibit to ax and aCO/I)	t <sub>PHZ2</sub>	3003	4(m)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (ax) or (aCO/I) = 3.15V $V_{IN}$ (Remaining Inputs) = 0V $V_{DD}$ = 4.5V, $V_{SS}$ = $V_{EE}$ = 0V $V_{DD}$ = 0.12 $V_{DD}$ = 0.15 $V_{DD}$ =	·	42	ns

#### NOTES

1. Maximum time to output comparator strobe 30µs.

2. Channel ON resistance matching may be calculated from the results obtained during R<sub>ON</sub> testing. The results of measurements from all Channel I/O to Common O/I and reverse should be compared against each other and the maximum limits given below are guaranteed.

	R <sub>ON1</sub>	R <sub>ON2</sub>
$\Delta R_{ON}(\Omega)$	20 -	20

3. Guaranteed but not tested.

4. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



PAGE 26

ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

·····	<u> </u>	T	<u></u>		<b></b>	······································		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	irs	UNIT
			883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	·	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, \ V_{IH} = 1.5V \\ V_{DD} = 2.0V, \ V_{SS} = V_{EE} = 0V \\ t_r < 1.0 \mu s, \ f = 10 kHz \ (min) \\ Note 1$	v	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz \ (min)$ Note 1	•	-	-
3	Functional Test 3	•	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V$ , $V_{IH} = 4.2V$ $V_{DD} = 6.0V$ , $V_{SS} = V_{EE} = 0V$ $t_r = t_f < 400ns$ $f = 10kHz$ (min) Note 1	<b>~</b>	**	-
4 to 5	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL} = 0V$ , $V_{IH} = 6.0V$ $V_{DD} = 6.0V$ , $V_{SS} = V_{EE} = 0V$ (Pin D/F 16) (Pin C 20)	e=	8.0	μА
6 to 9	Input Current Low Level Address and Inhibit	I <sub>IL</sub>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = $V_{EE}$ = 0V (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)		-1.0	μА
10 to 13	Input Current High Level Address and Inhibit	ΊΗ	3010	4(c)	V <sub>IN</sub> (Under Test) = 6.0V V <sub>IN</sub> (Remaining Inputs) = 0V V <sub>DD</sub> = 6.0V, V <sub>SS</sub> = V <sub>EE</sub> = 0V (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)		1.0	μΑ
14 to 19	Channel OFF Leakage Current 1 (Any Channel)	lOFF1	• - - -	4(d)	$\begin{array}{c} V_{\text{IN}} \; (\text{Inhibit}) = 6.0 \text{V} \\ V_{\text{IN}} \; (\text{Address Inputs}) = 0 \text{V} \\ V_{\text{IN}} \; (\text{Channel I/O}) = 6.0 \text{V} \\ V_{\text{IN}} \; (\text{Channel O/I}) = 0 \text{V} \\ V_{\text{DD}} = 6.0 \text{V}, \; V_{\text{SS}} = V_{\text{EE}} = 0 \text{V} \\ \hline P_{\text{Ins}} \; D/F & P_{\text{Ins}} \; C \\ \hline 1 \; \text{to} \; 15 & 2 \; \text{to} \; 19 \\ 2 \; \text{to} \; 15 & 3 \; \text{to} \; 19 \\ 3 \; \text{to} \; 4 & 4 \; \text{to} \; 5 \\ 5 \; \text{to} \; 4 & 7 \; \text{to} \; 5 \\ 12 \; \text{to} \; 14 & 15 \; \text{to} \; 18 \\ 13 \; \text{to} \; 14 & 17 \; \text{to} \; 18 \\ \end{array}$		-1.0	Ац



PAGE 27 ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

<u> </u>	T	T		<del></del>		-0		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIN	MITS MAX	UNIT
20 to 25	Channel OFF Leakage Current 2 (Any Channel)	l <sub>OFF2</sub>	•	4(d)	$\begin{array}{c} V_{IN} \; (Inhibit) = 6.0V \\ V_{IN} \; (Address \; Inputs) = 0V \\ V_{IN} \; (Channel \; I/O) = 0V \\ V_{IN} \; (Common \; O/I) = 6.0V \\ V_{DD} = 6.0V, \; V_{SS} = V_{EE} = 0V \\ \hline Pins \; D/F & Pins \; C \\ 15 \; to \; 1 & 19 \; to \; 2 \\ 15 \; to \; 2 & 19 \; to \; 3 \\ 4 \; to \; 3 & 5 \; to \; 4 \\ 4 \; to \; 5 & 5 \; to \; 7 \\ 14 \; to \; 12 & 18 \; to \; 15 \\ 14 \; to \; 13 & 18 \; to \; 17 \\ \end{array}$	~	1.0	μA
26 to 28	Channel OFF Leakage Current 3 (All Channels)	l <sub>OFF3</sub>	-	4(e)	$\begin{array}{c} V_{IN} \ (Inhibit) = 6.0V \\ V_{IN} \ (Address \ Inputs) = 0V \\ V_{IN} \ (Channel \ I/O) = 0V \\ V_{IN} \ (Common \ O/I) = 6.0V \\ V_{DD} = 6.0V dc, \ V_{SS} = V_{EE} = 0V \\ \hline \begin{array}{cccc} Pins \ D/F & Pins \ C \\ \hline 4 \ to \ 3 & 5 \ to \ 4 \\ 4 \ to \ 5 & 5 \ to \ 7 \\ \hline 14 \ to \ 12 & 18 \ to \ 15 \\ \hline 14 \ to \ 13 & 18 \ to \ 17 \\ \hline 15 \ to \ 1 & 19 \ to \ 2 \\ \hline 15 \ to \ 2 & 19 \ to \ 3 \\ \end{array}$	-	1.0	μΑ
29 to 31	Channel OFF Leakage Current 4 (All Channels)	l <sub>OFF4</sub>	~	4(e)	$\begin{array}{c} V_{IN} \; (Inhibit) = 6.0V \\ V_{IN} \; (Address \; Inputs) = 0V \\ V_{IN} \; (Channel \; I/O) = 6.0V \\ V_{IN} \; (Common \; O/I) = 0V \\ V_{DD} = 6.0V, \; V_{SS} = V_{EE} = 0V \\ \hline Pins \; D/F \qquad Pins \; C \\ \hline 3 \; to \; 4 \qquad 4 \; to \; 5 \\ 5 \; to \; 4 \qquad 7 \; to \; 5 \\ 12 \; to \; 14 \qquad 15 \; to \; 18 \\ 13 \; to \; 14 \qquad 17 \; to \; 18 \\ 1 \; to \; 15 \qquad 2 \; to \; 19 \\ 2 \; to \; 15 \qquad 3 \; to \; 19 \\ \end{array}$	•	-1.0	µА



PAGE 28 ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

r	The state of the s												
NO.	CHARACTERISTICS	SYMBOL	METHOD	TEST	(	LIN	UNIT						
~~~~~			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX						
32 to 79	Channel ON Resistance 1	R <sub>ON1</sub>	-	4(f)	$\begin{array}{c} V_{IN} \ (Inhibit) = 0V \\ V_{IN} \ (Address \ Inputs): \\ V_{IL} = 0V, \ V_{IH} = 3.15V \\ I_{SIG} = 1.0mA \\ Channel \ Input \ Conditions: \\ Test \ Table, \ Figure \ 4(f)(ii) \\ V_{DD} = 4.5V, \ V_{SS} = V_{EE} = 0V \\ Note \ 2 \\ \hline Pins \ D/F \qquad Pins \ C \\ \hline 1 \ to \ 15 \qquad 2 \ to \ 19 \\ 2 \ to \ 15 \qquad 3 \ to \ 19 \\ 3 \ to \ 4 \qquad 4 \ to \ 5 \\ 5 \ to \ 4 \qquad 7 \ to \ 5 \\ 12 \ to \ 14 \qquad 15 \ to \ 18 \\ 13 \ to \ 14 \qquad 17 \ to \ 18 \\ 15 \ to \ 1 \qquad 19 \ to \ 2 \\ 15 \ to \ 2 \qquad 19 \ to \ 3 \\ 4 \ to \ 3 \qquad 5 \ to \ 4 \\ 4 \ to \ 5 \qquad 5 \ to \ 7 \\ 14 \ to \ 12 \qquad 18 \ to \ 17 \\ \end{array}$	-	270	: Ω					
80 to 115	Channel ON Resistance 2	Ronz		4(f)	$\begin{array}{c} V_{IN} \ (Inhibit) = 0V \\ V_{IN} \ (Address \ Inputs): \\ V_{IL} = 0V, \ V_{IH} = 6.0V \\ I_{SIG} = 1.0 mA \\ Channel \ Input \ Conditions: \\ Test \ Table, \ Figure \ 4(e)(ii). \\ V_{DD} = 6.0V, \ V_{SS} = V_{EE} = 0V \\ Note \ 2 \\ \hline Pins \ D/F \qquad Pins \ C \\ \hline 1 \ to \ 15 \qquad 2 \ to \ 19 \\ 2 \ to \ 15 \qquad 3 \ to \ 19 \\ 3 \ to \ 4 \qquad 4 \ to \ 5 \\ 5 \ to \ 4 \qquad 7 \ to \ 5 \\ 12 \ to \ 14 \qquad 15 \ to \ 18 \\ 13 \ to \ 14 \qquad 17 \ to \ 18 \\ 15 \ to \ 1 \qquad 19 \ to \ 2 \\ 15 \ to \ 2 \qquad 19 \ to \ 3 \\ 4 \ to \ 5 \qquad 5 \ to \ 7 \\ 14 \ to \ 12 \qquad 18 \ to \ 5 \\ 14 \ to \ 13 \qquad 18 \ to \ 17 \\ \end{array}$	•	240	Ω					



PAGE 29

ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

		T	<del></del>	<del></del>		<del></del>		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	110.	C = CCP)	MIN	MAX	
118 to 121	Input Clamp Voltage 1 (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(i)	$I_{IN}$ (Under Test) = -0.1mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-0.1	-1.2	V
122 to 125	Input Clamp Voltage 2 (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(i)	$I_{IN}$ (Under Test) = 0.1mA $V_{DD}$ = 0V, $V_{SS}$ = Open All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	0.1	1.2	V
126 to 134	Input Clamp Voltage 3 (to V <sub>SS</sub> )	V <sub>IC3</sub>	<b>,</b>	4(i)	$I_{\rm IN}$ (Under Test) = -0.1mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-12-13- 14-15) (Pins C 2-3-4-5-7-15-17- 18-19)	-0.05	-1.2	V
135 to 143	Input Clamp Voltage 4 (to V <sub>DD</sub> )	V <sub>IG4</sub>	_	4(i)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins D/F 1-2-3-4-5-12-13-14-15) (Pins C 2-3-4-5-7-15-17-18-19)	0.05	1.2	V



PAGE 30 ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS


#### FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

	PATTERN	CON	ITRO	L INP	UTS		Cŀ	ANN	IEL IN	NPUT	S/OU	TPU	rs		PACKAGE	D.C. SUPPLY			
NO.	NO.	6 8	9 12	10 13	11 14	1 2	2	3 4	4 5	5 7	12 15	13 17	14 18	15 19	DIL, FP CP	7 9	8 10	16 20	
	1	0	0	0	0	1	1	1	1	1	1	1	1	1		V <sub>EE</sub>	V <sub>SS</sub>	V <sub>DD</sub>	
	2	0	1	1	1	0	0	0	0	0	0	0	0	0			<b>↓</b>		

#### **NOTES**

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

#### FIGURE 4(b) - INPUT CURRENT LOW LEVEL



#### NOTES

1. Each input to be tested separately.




PAGE 31

ISSUE 2


## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



#### NOTES

1. Each input to be tested separately.



#### **NOTES**

1. Each channel to be tested separately.

#### **NOTES**

1. All channels to be tested together.




PAGE 32

ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(f)(i) - CHANNEL ON RESISTANCE



 $\overline{1. R_{ON}} = \underline{V_{IN} - V_{OUT}}$ 

## FIGURE 4(f)(ii) - TEST TABLE FOR CHANNEL ON RESISTANCE

	INPUT CONDITIONS														
TEST NO.	CON	ITRO	L INP	UTS	СНА	NNE	L INP	UTS/	OUTF	PUTS	COV	MON	1 1/0	PACKAGE	NOTES 1 to 2
	6 8	9 12	10 13	11 14	1 2	2	3 4	5 7	12 15	13 17	4 5	14 18	15 19	DIL, FP CCP	1 10 2
1	0	1	1	1	0		<b></b>				V <sub>IS</sub>	V <sub>IS</sub>	V <sub>IS</sub>		
2	0	0	0	0		0									
3	0	1	1	1			0								
4	0	0	0	0				0							
5	0	0	0	0					0						
6	0	1	1	1						0		₩	$\forall$		
7	0	1	1	1	Vis						0	ò	0		
8	0	0	0	0		Vis									
9	0	1	1	1			$V_{IS}$								
10	0	0	0	0				Vis							
11	0	0	0	0					V <sub>IS</sub>						- **
12	0	1	1	1						Vis	<b>V</b>	A	$\forall$		.

Logic Level Definitions: 0 = V<sub>SS</sub>, 1 = V<sub>IH</sub>.
 R<sub>ON1</sub> performed with V<sub>IS</sub> = 0.5V, 1.0V, 3.5V, 4.0V R<sub>ON2</sub> performed with V<sub>IS</sub> = 1.0V, 3.0V, 5.0V.



PAGE 33

ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - THRESHOLD VOLTAGE N-CHANNEL FIGURE 4(h) - THRESHOLD VOLTAGE P-CHANNEL





FIGURE 4(i) - INPUT CLAMP VOLTAGE



#### NOTES


1. Each input to be tested separately.



PAGE 34

ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




#### **NOTES**

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

#### **NOTES**

- 1. Each input/output to be tested separately.
- 2. f = 100kHz to 1MHz.

## FIGURE 4(I) - COMMON OUTPUT OR INPUT CAPACITANCE



#### NOTES

1. f = 100kHz to 1MHz.




PAGE 35

ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(m) - PROPAGATION DELAY AND TRANSITION TIME



- 1. Pulse Generator:  $V_p = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .
- 2.  $C_L = 50 pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



PAGE 36

ISSUE 2

# TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHÁNGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 120	nA
6 to 9	Input Current Low Level Address and Inhibit	I <sub>IL</sub>	As per Table 2	As Per Table 2	±20	nA
10 to 13	Input Current High Level Address and Inhibit	Ін	As per Table 2	As Per Table 2	±20	nA
Note (1)	Channel ON Resistance 1	R <sub>ON1</sub>	As per Table 2	As per Table 2	± 20	Ω
Note (2)	Channel ON Resistance 2	R <sub>ON2</sub>	As per Table 2	As per Table 2	± 20	Ω
116	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	V
117	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	V

#### **NOTES**

1. Test Numbers: 32, 38, 44, 50, 56, 62, 68, 74. 2. Test Numbers: 80, 86, 92, 98, 104, 110.



PAGE 37

ISSUE 2

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 4-14-15) (Pins C 5-18-19)	Vout	Open or V <sub>SS</sub>	79
3	Inputs - (Pins D/F 1-2-3-5-12-13) (Pins C 2-3-4-7-15-17)	V <sub>IN</sub>	V <sub>SS</sub>	V
4	Inputs - (Pins D/F 6- 9-10-11) (Pins C 8-12-13-14)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	V
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0 ( + 0-0.5)	V
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V <sub>EE</sub>	0	V
8	Duration	t	72	Hours

#### NOTES

- 1. Input Protection Resistor =  $680\Omega$  minimum to  $47k\Omega$  maximum.
- 2. Output Load =  $1k\Omega$  minimum to  $10k\Omega$  maximum.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+ 0-5)	°C	
2	Output - (Pins D/F 4-14-15) (Pins C 3-18-19)	V <sub>OUT</sub>	Open or V <sub>SS</sub>	~	
3	Inputs - (Pins D/F 1-2-3-5-12-13) (Pins C 2-3-4-7-15-17-)	V <sub>IN</sub>	V <sub>DD</sub>	V	
4	Inputs - (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	V <sub>IN</sub>	V <sub>SS</sub>	V	
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0 (+0-0.5)	٧	
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V	
7	Negative Supply Voltage (Pin D/F 7) - (Pin C 9)	V <sub>EE</sub>	0	V	
8	Duration	t	72	Höurs	

- 1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.
- 2. Output Load =  $1k\Omega$  minimum to  $10k\Omega$  maximum.



PAGE 38

ISSUE 2

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 ( + 0-5)	°C
2	Output - (Pins D/F 4-14-15) (Pins C 5-18-19)	Vout	V <sub>DD</sub>	V
3	Inputs - (Pin D/F 1) (Pin C 2) (Pin D/F 2) (Pin C 3) (Pin D/F 3) (Pin C 4) (Pin D/F 5) (Pin C 7) (Pin D/F 6) (Pin C 8) (Pin D/F 9) (Pin C 12) (Pin D/F 10) (Pin C 13) (Pin D/F 11) (Pin C 14) (Pin D/F 12) (Pin C 15) (Pin D/F 13) (Pin C 17)	V <sub>IN</sub>	V <sub>GEN8</sub> V <sub>GEN5</sub> V <sub>GEN9</sub> V <sub>GEN6</sub> V <sub>GEN10</sub> V <sub>GEN3</sub> V <sub>GEN2</sub> V <sub>GEN4</sub> V <sub>GEN7</sub>	Vac
4	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
5	Pulse Frequency Square Wave	fGEN1 fGEN2 fGEN3 fGEN4 fGEN5 fGEN6 fGEN7 fGEN8 fGEN9	$100k \pm 10\%$ $20k \pm 10\%$ $20k \pm 10\%$ $20k \pm 10\%$ $10k \pm 10\%$ $5.0k \pm 10\%$ $2.5k \pm 10\%$ $1.25k \pm 10\%$ $625 \pm 10\%$ $t_r = t_f \le 400ns$	Hz
6	Pulse Square Wave	GEN10	One 5µs positive pulse each 35ms $t_r = t_f \le 400$ ns	<del>-</del>
7	Positive Supply Voltage V <sub>DD</sub> 6.0 (+0-0.9 Pin D/F 16) Pin C 20)		6.0 (+0-0.5)	V
8	Positive Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
9	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V <sub>EE</sub>	0	V

NOTES: See Page 37.




PAGE 39

ISSUE 2

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST (CONTINUED)

- 1. Input Protection Resistor =  $680\Omega$  minimum to  $100k\Omega$  maximum.
- 2. Output Load =  $1k\Omega$  minimum to  $10k\Omega$  maximum.






PAGE 40

ISSUE 2


# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



#### NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 41

ISSUE 2

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 42

ISSUE 2

# 4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22\pm3$  °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

#### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 43

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

l	T	γ	<del></del>	******************************	****	*****************	•	
NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
			TEST WETHOD	TEST METHOD (		MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	ioi	-	_	-
2	Functional Test 2	-	As per Table 2	As per Table 2	**************************************	-	-	-
3	Functional Test 3		As per Table 2	As per Table 2	**	-	-	-
4 to 5	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	±0.12	-	0.4	μА
6 to 9	Input Current Low Level Address and Inhibit	IIL	As per Table 2	As per Table 2	±20	~	-50	nA
10 to 13	Input Current High Level Address and Inhibit	Ιн	As per Table 2	As per Table 2	±20	~	50	пA
14 to 19	Channel OFF Leakage Current 1 (Any Channel)	loff1	As per Table 2	As per Table 2	-	-	-100	nA
26 to 28	Channel OFF Leakage Current 3 (All Channels)	I <sub>OFF3</sub>	As per Table 2	As per Table 2	~	Total Control	100	nA
32 to 79	Channnel ON Resistance 1	R <sub>ON1</sub>	As per Table 2	As per Table 2	±20	~	180	Ω
80 to 115	Channel ON Resistance 2	R <sub>ON1</sub>	As per Table 2	As per Table 2	±20		160	Ω
116	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-0.45	-1.45	V
117	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V


The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



PAGE 44

ISSUE 2

# FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 45 ISSUE 2

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS	ABSOLUTE		LIAUT
			TEST METHOD	7	(Δ)	MIN	MAX	UNIT
4 to 5	Quiescent Current	lpp	As per Table 2	As per Table 2		***************************************	40	μA
116	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.6	-0.4	-1.5	٧
117	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	±0.6	0.4	1.4	V



PAGE 46 ISSUE 2

#### APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS				
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.				