

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL MONOSTABLE MULTIVIBRATOR WITH RESET,

BASED ON TYPE 4538B

ESCC Detail Specification No. 9207/007

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 52

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL MONOSTABLE MULTIVIBRATOR WITH RESET,

BASED ON TYPE 4538B

ESA/SCC Detail Specification No. 9207/007



space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	April 2001	Sa mitt	Agam



PAGE

ISSUE 2

2

DOCUMENTATION CHANGE NOTICE

,	BOOMENTATION OFFICE			
Rev.	Rev.		CHANGE	Approved
Letter	Date	Reference	ltem	DCR No.
		This leave approaches leave 1	and incorporates all modifications defined in	
			and incorporates all modifications defined in ue 1 and the changes agreed in the following	
		DCRs:-	ac I and the changes agreed in the renowing	
İ		Cover page	•	None
		DCN	Many application and dead	None
			New sentence added	221602
I		Table 1(a)	Variants 10 and 11 added	221565 221602
		Table 1(b)	No. 8, Maximum temperature amended Side elevation corrected	221565
		Figure 2(a)	Dimension 'C' amended	221565
		Figure 2(c)	In the drawing, Pin No. 20 location corrected	221550
	l.	Figure 2(e)	New page added	221565
1		Notes to Figures :	Title amended	221565
		Figure 3(a)	Left-hand Title amended	221565
l			"SO" added to comparison Titles	221565
		Para. 4.3.2 :	SO package added to the text	221565
		Para. 4.4.2 :	SO package added to the text	221565
		Para. 4.5.2 :	SO package added to the text	221565
		Para. 4.8.6 :	Last sentence deleted, new text added	221602
		Appendix 'A' :	Appendix added	221602
1		į		
1	i			
1		1		
		İ		
	Ì	ì		1
		Į.		
1	[\$.		
		1		
1		1		1
		1		
1		1		
1				
1		Į.		
1		,		
1		1		
1				
L				



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
1.12	Rapid Power-Down Protection Circuit	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Power Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	18
4.8	Environmental and Endurance Tests	49
4.8.1	Electrical Measurements on Completion of Environmental Tests	49
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	49
4.8.3	Electrical Measurements on Completion of Endurance Tests	49
4.8.4	Conditions for Operating Life Test	49
4.8.5	Electrical Circuits for Operating Life Tests	49
4.8.6	Conditions for High Temperature Storage Test	49



PAGE 4

ISSUE 2

		<u>Page</u>
TABLES	<u> </u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	24
3(a)	Electrical Measurements at High Temperature	27
3(b)	Electrical Measurements at Low Temperature	32
4	Parameter Drift Values	44
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	45
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	45
5(c)	Conditions for Power Burn-in and Operating Life Tests	46
6	Electrical Measurements on Completion of Environmental Tests and	50
	at Intermediate Points and on Completion of EnduranceTesting	
FIGURE	<u>:S</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
3(e)	Input Protection Network	15
3(f)	Rapid Power-Down Protection Circuit	15
4	Circuits for Electrical Measurements	37
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	47
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	47
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	48
APPEN	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	52



PAGE

ISSUE 2

5

1. **GENERAL**

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual Monostable Multivibrator with Reset, having fully buffered outputs, based on Type 4538B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).

1.12 RAPID POWER-DOWN PROTECTION

During a rapid power-down condition, as would occur with a power-supply short circuit or with a poorly filtered power supply, the energy stored in C_X could discharge into Pins 2 or 14. To avoid possible device damage in this mode, when C_X is $\geq 0.5 \mu F$, a protection diode with 1.0A or higher



PAGE

ISSUE 2

6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	Note 3
4	D.C. Output Current	± lo	10	mA	Note 4
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 5
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 6 Note 7

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. Any 1 input.
- 4. The maximum output current of any single output.
- 5. The maximum power dissipation of any single output.
- 6. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 7. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE


ISSUE 2

7

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





CVMPOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




PAGE

ISSUE 2

Ш_{b1}

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
e ₂	7.62	8.12	
F	7.11	7.62	
l l	-	3.70	
K	10.90	12.10	
l	1.27	TYPICAL	




PAGE

ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	MILLIMETRES	
DIVILIVOIONO	MIN	MAX	NOTES
Α	1.14	1.95	
A1	1.63	2.36	
В	0.55	0.72	3
C	1.06	1.47	3
C ₁	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2	7.62	TYPICAL	
E	8.67	9.09	
E1	7.21	7.52	
e, e1	1.27	TYPICAL	4
e2	7.62	TYPICAL	
f, g	-	0.76	
h, h1	1.01	TYPICAL	6
j, j1	0.51	TYPICAL	5




PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDUL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	l
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
К	10.90	12.10	
ℓ	1.14	1.50	8




PAGE 11

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 20 terminal packages : 12

14 spaces 12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES

CHIP CARRIER PACKAGE



NOTES

1. Terminals 1, 8 and 15 are electrically connected internally.

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

DUAL-IN-LINE PIN OUTS 10 12 13 15 16 2 11 CHIP CARRIER PIN OUTS 2 5 10 11 12 14 15 16 17 19 20

FIGURE 3(b) - TRUTH TABLE (EACH MONOSTABLE)

	INPUTS		OTHER	OUTF	PUTS	FUNCTION		
+ TRIGGER	-TRIGGER	RESET	CONNECTIONS	Q	Q			
	Н	Н	••	1	↓	Leading-Edge Trigger/Retriggerable		
ſ	-	Н	-Trigger to Q	1		Leading-Edge Trigger/Non-retriggerable		
L	l	Н	-	1	\downarrow	Trailing-EdgeTrigger/Retriggerable		
-	l	Н	+ Trigger to Q	-	\downarrow	Trailing-EdgeTrigger/Non-retriggerable		

NOTES

- 1. Logic Level Definitions: L=Low Level, H=High Level.
- 2. Γ = Positive-going Transition, Γ = Negative-going Transition.
- 3. \uparrow = State change Low to High, \downarrow = State change High to Low.




PAGE 14

ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC

(HALF OF DEVICE SHOWN)






PAGE 15

ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM



NOTES

1. $5nF < C_X < 100\mu F$ $10k\Omega < R_X < 300k\Omega$.

FIGURE 3(e) - INPUT PROTECTION NETWORK





FIGURE 3(f) - RAPID POWER-DOWN PROTECTION CIRCUIT





PAGE 16

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage

PDSO - Single Output Power Dissipation

CKT - Circuit.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 17

ISSUE 2

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920700701B
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C. as appropriate)	

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
IVO.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
1	Functional Test	-	•	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 14	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
15 to 20	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	1	-50	nA
21 to 26	Input Current High Level	ΊΗ	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	50	nA
27 to 28	Output Voltage Low Level Q Outputs	V _{OL1}	3007	4(e)	Monostable Under Test: V _{IN} (Reset and + Trigger) = 0Vdc V _{IN} (- Trigger) = 15Vdc V _{OUT} = Open Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 6-10) (Pins C 7-12)	-	0.05	V



PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
29 to 30	Output Voltage Low Level Q Outputs	V _{OL2}	3007	4(e)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 7-9) (Pins C 9-11)	1	0.05	V
31 to 32	Output Voltage High Level Q Outputs	V _{OH1}	3006	4(f)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-10) (Pins C 7-12)	14.95	•	V
33 to 34	Output Voltage High Level Q Outputs	V _{OH2}	3006	4(f)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 15Vdc V _{OUT} = 0Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 7-9) (Pins C 9-11)	14.95	-	V
35 to 36	Output Drive Current N-Channel Q Outputs	I _{OL1}	-	4 (g)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 5Vdc V _{OUT} = 0.4Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	0.51	_	mA



PAGE 21

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OTAL DIOTEINOTION	OTMIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	J
37 to 38	Output Drive Current N-Channel Q Outputs	I _{OL2}	-	4(g)	Monostable Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 0.4Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	0.51	ı	mA
39 to 40	Output Drive Current N-Channel Q Outputs	I _{OL3}	-	4(g)	Monostable Under Test: V _{IN} (Reset and + Trigger) = 0Vdc V _{IN} (- Trigger) = 15Vdc V _{OUT} = 1.5Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	3.4	-	mA
41 to 42	Output Drive Current N-Channel Q Outputs	I _{OL4}	-	4(g)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 1.5Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	3.4	-	mA
43 to 44	Output Drive Current P-Channel Q Outputs	I _{OH1}	-	4(h)	Monostable Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 4.6Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	-0.51	-	mA



PAGE 22

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEOT		TEST CONDITIONS	1 18 4	ITC	
No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIM	MAX	UNIT
45 to 46	Output Drive Current P-Channel Q Outputs	I _{OH2}	-	4(h)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 5Vdc V _{OUT} = 4.6Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	-0.51	-	mA
47 to 48	Output Drive Current P-Channel Q Outputs	Іонз	-	4(h)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 13.5Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	-3.4	-	mA
49 to 50	Output Drive Current P-Channel Q Outputs	I _{OH4}	-	4(h)	Monostable Under Test: V_{IN} (Reset and + Trigger) = 0Vdc V_{IN} (- Trigger) = 15Vdc V_{OUT} = 13.5Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	-3.4	-	mA
F4	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(0)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$, $V_{SS} = 0 \text{Vdc}$ Note 5	4.5	-	V
51	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	-	0.5	

PAGE 23

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	OTATACT ENGINEE	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olvil
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 6-7-9-10)	13.5	1	V
JZ.	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	(α)	(Pins C 7-9-11-12)	1	1.5	
53	Threshold Voltage N-Channel	V _{THN}	-	4(i)	+TR(1) Input at Ground C _X 1, Reset (1), C _X 2 and Reset (2) Inputs connected to V _{SS} V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
54	Threshold Voltage P-Channel	V _{THP}	-	4(j)	+TR(1) Input at Ground V _{IN} (All Other Inputs) =-5Vdc V _{SS} = -5Vdc, I _{DD} =10μA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
55 to 60	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = - 100 μ A V_{DD} = Open, V_{SS} = 0Vdc All other Pins Open (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	-2.0	V
61 to 66	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(I)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	3.0	<u>-</u>	V



PAGE 24

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	OLIADA OTEDIOTICO	OVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNII
67 to 72	Input Capacitance	C _{IN}	3012	4(m)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = 0Vdc, V _{SS} = 0Vdc Note 6 (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	7	7.5	pF
73 to 74	Propagation Delay Low to High +Trigger to Q	₹PLH1	3003	4(n)	$\begin{aligned} &V_{IN} \text{ (Under Test) = Pulse} \\ &\text{Generator} \\ &V_{IN} \text{ (All Other Inputs)} \\ &= 5 \text{Vdc} \\ &V_{DD} = 5 \text{Vdc, } V_{SS} = 0 \text{Vdc} \\ &\text{Note 7} \\ &\frac{\text{Pins D/F}}{4 \text{ to } 6} &\frac{\text{Pins C}}{5 \text{ to } 7} \\ &12 \text{ to } 10 &15 \text{ to } 12 \end{aligned}$	•	600	ns
75 to 76	Propagation Delay Low to High Reset to Q	^t PLH2	3003	4(n)	$\begin{aligned} &V_{\text{IN}} \text{ (Under Test) = Pulse} \\ &\text{Generator} \\ &V_{\text{IN}} \text{ (All Other Inputs)} \\ &= 5 \text{Vdc} \\ &V_{\text{DD}} = 5 \text{Vdc}, \ V_{\text{SS}} = 0 \text{Vdc} \\ &\text{Note 7} \\ &\frac{\text{Pins D/F}}{3 \text{ to } 7} & \frac{\text{Pins C}}{4 \text{ to } 9} \\ &13 \text{ to } 9 & 16 \text{ to } 11 \end{aligned}$	_	500	ns
77 to 78	Propagation Delay High to Low + Trigger to Q	t _{PHL1}	3003	4(n)	$V_{\text{IN}} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{\text{IN}} \text{ (All Other Inputs)}$ $= 5 \text{Vdc}$ $V_{\text{DD}} = 5 \text{Vdc, } V_{\text{SS}} = 0 \text{Vdc}$ Note 7 $\frac{\text{Pins D/F}}{4 \text{ to } 7} \frac{\text{Pins C}}{5 \text{ to } 9}$ $12 \text{ to } 9 \qquad 15 \text{ to } 11$	-	600	ns
79 to 80	Propagation Delay High to Low Reset to Q	t _{PHL2}	3003	4(n)	$\begin{aligned} &V_{\text{IN}} \text{ (Under Test)} = \text{Pulse} \\ &\text{Generator} \\ &V_{\text{IN}} \text{ (All Other Inputs)} \\ &= 5 \text{Vdc} \\ &V_{\text{DD}} = 5 \text{Vdc, V}_{\text{SS}} = 0 \text{Vdc} \\ &\text{Note 7} \\ &\frac{\text{Pins D/F}}{3 \text{ to } 6} & \frac{\text{Pins C}}{4 \text{ to } 7} \\ &13 \text{ to } 10 & 16 \text{ to } 12 \end{aligned}$		500	ns

PAGE 25

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

N	OLIA DA OTEDIOTIOS	CVANDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
81 to 82	Transition Time Low to High	tт∟н	3004	4(n)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pins D/F 6-10) (Pins C 7-12)	1	200	ns
83 to 84	Transition Time High to Low	t⊤HL	3004	4(n)	V _{IN} (Under Test) = Pulse Generator V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 7 (Pins D/F 7-9) (Pins C 9-11)	-	200	ns
85 to 88	Pulse Width Match between the two Monostables	-	-	4(n)	$\begin{split} C_X &= 0.1 \mu F \\ R_X &= 100 k \Omega \\ V_{IN} \text{ (Under Test)} &= \text{Pulse} \\ \text{Generator} \\ V_{IN} \text{ (Reset)} &= 5 \text{Vdc} \\ \text{Function} &= \text{Trailing-Edge} \\ \text{Trigger/Non-retriggerable} \\ V_{DD} &= 5 \text{Vdc}, \text{ V}_{SS} &= 0 \text{Vdc} \\ \text{Notes 8 and 9} \\ \underline{Pins D/F} & \underline{Pins C} \\ 5 \text{ to } 6 & 6 \text{ to } 7 \\ 5 \text{ to } 7 & 6 \text{ to } 9 \\ 11 \text{ to } 10 & 14 \text{ to } 12 \\ 11 \text{ to } 9 & 14 \text{ to } 11 \\ \end{split}$	-	5.0	%



PAGE 26

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CON (PINS UND D/F = DIP	ER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	C = C (NOT)	CP)	MIN	MAX	ONIT
89 to 124	Pulse Width	t₩	-	4(n)	$\begin{split} C_X &= 0.005 \mu F \\ R_X &= 10 k \Omega \\ V_{IN} &= V_{DD} \\ \underline{Pins \ D/F} \\ 5 \ to 6 \\ 5 \ to 7 \\ 11 \ to 10 \\ 11 \ to 9 \end{split}$	$V_{DD} = 10V$	55 55 55	64.5 65 67	μs
					$\begin{split} &C_{X} = 0.1 \mu F \\ &R_{X} = 100 k \Omega \\ &V_{IN} = V_{DD} \\ &\underbrace{Pins\ D/F}_{5\ to\ 6} \\ &5\ to\ 7 \\ &11\ to\ 10 \\ &11\ to\ 9 \end{split}$	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V Pins C 6 to 7 6 to 9 14 to 12 14 to 11	8.0 9.0 9.5	10.5 10.6 10.8	ms
					$\begin{split} C_X &= 10 \mu F \\ R_X &= 100 k \Omega \\ V_{IN} &= V_{DD} \\ \underline{Pins \ D/F} \\ 5 \ to 6 \\ 5 \ to 7 \\ 11 \ to 10 \\ 11 \ to 9 \\ \end{split}$	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $Pins C$ $6 to 7$ $6 to 9$ $14 to 12$ $14 to 11$	0.83 0.93 0.96	1.06 1.06 1.07	S

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. Measurement performed only for Lots where LAT 2 is to be performed and only at LAT3 Level.
- 9. Calculation is: $\frac{T1 T2}{T1} \times 100$



PAGE 27

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C

			TEST		TEST CONDITIONS	LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	-	-
3 to 14	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	15	μА
15 to 20	Input Current Low Level	l _{IL}	3009	4(c)	V _{IN} (Under Test) = 0Vdc V _{IN} (Remaining Inputs) = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	-100	nA
21 to 26	Input Current High Level	ΙΗ	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	100	nA
27 to 28	Output Voltage Low Level Q Outputs	V _{OL1}	3007	4(e)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 15Vdc V _{OUT} = Open Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 6-10) (Pins C 7-12)	-	0.05	V



PAGE 28

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			TEST		TEST CONDITIONS	LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
29 to 30	Output Voltage Low Level Q Outputs	V _{OL2}	3007	4(e)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 7-9) (Pins C 9-11)	1	0.05	V
31 to 32	Output Voltage High Level Q Outputs	V _{OH1}	3006	4(f)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-10) (Pins C 7-12)	14.95	•	V
33 to 34	Output Voltage High Level Q Outputs	V _{OH2}	3006	4(f)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 15Vdc V _{OUT} = 0Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 7-9) (Pins C 9-11)	14.95	-	V
35 to 36	Output Drive Current N-Channel Q Outputs	I _{OL1}	-	4(g)	Monostable Under Test: V _{IN} (Reset and + Trigger) = 0Vdc V _{IN} (- Trigger) = 5Vdc V _{OUT} = 0.4Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	0.36	-	mA



PAGE 29

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

Ma	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
37 to 38	Output Drive Current N-Channel Q Outputs	l _{OL2}	-	4(g)	Monostable Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 0.4Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	0.36	•	mA
39 to 40	Output Drive Current N-Channel Q Outputs	l _{OL3}	-	4(g)	Monostable Under Test: V _{IN} (Reset and + Trigger) = 0Vdc V _{IN} (- Trigger) = 15Vdc V _{OUT} = 1.5Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	2.4	-	mA
41 to 42	Output Drive Current N-Channel Q Outputs	I _{OL4}	-	4(g)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 1.5Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	2.4	-	mA
43 to 44	Output Drive Current P-Channel Q Outputs	I _{OH1}	-	4(h)	Monostable Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 4.6Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	-0.36	-	mA



PAGE 30

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
45 to 46	Output Drive Current P-Channel Q Outputs	l _{OH2}	-	4(h)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 5Vdc V _{OUT} = 4.6Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	-0.36	•	mA
47 to 48	Output Drive Current P-Channel Q Outputs	Іонз	-	4(h)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 13.5Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	-2.4	-	mA
49 to 50	Output Drive Current P-Channel Q Outputs	I _{OH4}	-	4(h)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 15Vdc V _{OUT} = 13.5Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	-2.4	-	mA
F4	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	-	- 4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5	4.5	-	٧
51	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-		(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	-	0.5	



PAGE 31

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	S SYMBOL	TEST METHOD	TEST			LIMITS	
INO.		STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	•	4(a)	$V_{IL} = 4Vdc$ $V_{IH} = 1.1Vdc$ $V_{DD} = 15Vdc$, $V_{SS} = 0Vdc$ Note 5 (Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	13.5	-	V
32	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	•			į	1.5	
53	Threshold Voltage N-Channel	V _{THN}	-	4(i)	+TR(1) Input at Ground C _X 1, Reset (1), C _X 2 and Reset (2) Inputs connected to V _{SS} V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.3	- 3.5	٧
54	Threshold Voltage P-Channel	V _{THP}	-	4(j)	+TR(1) Input at Ground V _{IN} (All Other Inputs) = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	٧



PAGE 32

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	CHARACTERISTICS	STWIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	1	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 14	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	500	nA
15 to 20	Input Current Low Level	l _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	<u>-</u>	-50	nA
21 to 26	Input Current High Level	ΙΗ	3010	4(d)	V _{IN} (Under Test) = 15Vdc V _{IN} (Remaining Inputs) = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 3-4-5-11-12-13) (Pins C 4-5-6-14-15-16)	-	50	nA
27 to 28	Output Voltage Low Level Q Outputs	V _{OL1}	3007	4(e)	Monostable Under Test: V _{IN} (Reset and + Trigger) = 0Vdc V _{IN} (- Trigger) = 15Vdc V _{OUT} = Open Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 6-10) (Pins C 7-12)	-	0.05	V



PAGE 33

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

		0) () 470 ()	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	LIMITS	
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
29 to 30	Output Voltage Low Level Q Outputs	V _{OL2}	3007	4(e)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 7-9) (Pins C 9-11)	1	0.05	V
31 to 32	Output Voltage High Level Q Outputs	V _{OH1}	3006	4(f)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = Open Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 6-10) (Pins C 7-12)	14.95	-	٧
33 to 34	Output Voltage High Level Q Outputs	V _{OH2}	3006	4(f)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 15Vdc V _{OUT} = 0Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 7-9) (Pins C 9-11)	14.95	-	V
35 to 36	Output Drive Current N-Channel Q Outputs	I _{OL1}	-	4(g)	Monostable Under Test: V _{IN} (Reset and +Trigger) = 0Vdc V _{IN} (-Trigger) = 5Vdc V _{OUT} = 0.4Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	0.64	-	mA



PAGE 34

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
100.	O W WAS TELLIO TIOS	O TWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
37 to 38	Output Drive Current N-Channel Q Outputs	l _{OL2}	-	4(g)	Monostable Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 0.4Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	0.64	1	mA
39 to 40	Output Drive Current N-Channel Q Outputs	I _{OL3}	-	4(g)	Monostable Under Test: V _{IN} (Reset and + Trigger) = 0Vdc V _{IN} (- Trigger) = 15Vdc V _{OUT} = 1.5Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	4.2	-	mA
41 to 42	Output Drive Current N-Channel Q Outputs	I _{OL4}	-	4(g)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 1.5Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	4.2	-	mA
43 to 44	Output Drive Current P-Channel Q Outputs	I _{OH1}	-	4(h)	Monostable Under Test: V_{IN} (All Inputs) = 5Vdc V_{OUT} = 4.6Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	0.64	-	mA



PAGE 35

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	OLIADA OTEDIOTIOS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
45 to 46	Output Drive Current P-Channel Q Outputs	I _{OH2}	-	4(h)	Monostable Under Test: V_{IN} (Reset and +Trigger) = 0Vdc V_{IN} (-Trigger) = 5Vdc V_{OUT} = 4.6Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	-0.64	1	mA
47 to 48	Output Drive Current P-Channel Q Outputs	Юнз	-	4(h)	Monostable Under Test: V_{IN} (All Inputs) = 15Vdc V_{OUT} = 13.5Vdc Other Monostable: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 6-10) (Pins C 7-12)	-4.2	-	mA
49 to 50	Output Drive Current P-Channel Q Outputs	I _{OH4}	-	4(h)	Monostable Under Test: V _{IN} (Reset and + Trigger) = 0Vdc V _{IN} (- Trigger) = 15Vdc V _{OUT} = 13.5Vdc Other Monostable: V _{IN} = 0Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 7-9) (Pins C 9-11)	-4.2	-	mA
	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	<u>-</u>	A(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5	4.5	-	V
51	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	-	4(a)	(Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	-	0.5	

NOTES: See Page 26.

PAGE 36

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	OTATACTERISTICS	STWIDGE	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
52	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	•	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 6-7-9-10)		13.5	-	V
JZ	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}	-	→(a)	(Pins C 7-9-11-12)	1	1.5	
53	Threshold Voltage N-Channel	V _{THN}	-	4(i)	+TR(1) Input at Ground C _X 1, Reset (1); C _X 2 and Reset (2) Inputs connected to V _{SS} V _{IN} (All Other Inputs) = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10µA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
54	Threshold Voltage P-Channel	V _{THP}	-	4(j)	+TR(1) Input at Ground V _{IN} (All Other Inputs) = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	V

NOTES: See Page 26.



PAGE 37

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

		TIGORE					I NUI							
PATTERN No.	NOTE	PIN CONNECT			INP	UTS			(OUTF	PUTS	3	D.C.	SUPPLY
INO.		CONNECT	3	4	5	11	12	13	6	7	9	10	8	16
1	1	2 to 12	0	0	1	1		0			1	0	0	V_{DD}
2 3			1	0 1	1 1	1 1		1			1 1	0		
4			1	0	1	1		1			1	0		
			0	0	1	1		1			0	1		
5 6 7			0	1	1	1		1			0	1		
			1	1	1	1		1			0	1		
8 9			1 1	0	1	1		1			0	1]
10			1 1	0 0	0	1 1		1			0	1		
11			Ö	0	1	1		1		-	0	1		
12]	1	0	1	1		1			0	1		Ì
13		2 to 11	0	0	1		0	0			1	0		
14			1 1	0	1		0	1			1	0		
15 16]	1 1	1 0	1		0	1	1		0	1		
17			Ö	0	1		0	1			0	1		
18			0	1	1		0	1			0	1		
19	Ì		1	1	1		0	1	1		0	1	1	
20		<u> </u>	1	1	1		0	1			0	1		
21			1	1	0		0	1			0	1		
22 23	1 1	1	1 0	1	1 1		0	1			0	1	1 1	
24		↓	1	1	1		0	1			0	1		
25		4 to 14	0		1	1	0	0	0	1				
26]]	1		1	1	0	1	0	1			1 1	
27			1		1	1	1	1	0	1				
28 29			1 1		1	1	0	1 0	0	1 0				
30			1		1	1	1	0] ;	0				
31			1		1	1	1	1	1	0				
32			1		1	1	0	1	1	0				
33			1		1	0	0	1	1	0				
34 35			1 1		1	1	0 0	1 0		0 0				
36		↓	1 1		1	1	0	1	1 1	0				
37		5 to 14	ò	0	•	1	0	0	0	1				
38			1	0		1	0	1	0	1				
39			1	0		1	1	1	1	0				1
40			1	0		1	0	1	1	0]
41 42			1 1	0		1	0 1	0	1	0				
43	↓	↓	1	0		1	1	1	1	0			↓	\downarrow

NOTES: See Page 38.



PAGE 38

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

						PIN	I NU	MBE	RS					
PATTERN No.	NOTE	PIN CONNECT			INP	UTS				DUTI	PUT	3	D.C. 8	SUPPLY
			3	4	5	11	12	13	6	7	9	10	8	16
44	1	5 to 14	1	0		1	0	1	1	0			0	V_{DD}
45			1	0		0	0	1	1	0				ſ
46			1	0		1	0	1	1	0				
47			1	0		1	0	0	1	0				
48		l 🛉	1	0		1	0	1	1	0				
49	2	-	0	0	1	0	0	1	0	1	1	0		
50		-	1	0	1	1	0	1	0	1	1	0		
51	1	-	1	1	1	1	1	1	1	0	0	1		
52		-	1	0	1	1	0	1	1	0	0	1		
Pause for 5.0ms														
53	₩	-	1	0	1_	1	0	1	0	i	1	0	₩	

NOTES

- 1. Connect $100k\Omega$ resistors from Pins 2 and 11 to VSS.
- 2. Connection of external components to be defined by Manufacturer.
- 3. Logic Level definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 4. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

						PIN	NN N	MBE	RS					
PATTERN No.	NOTE	PIN CONNECT			INP	UTS			•	DUTI	PUT	S	D.C. S	SUPPLY
			3	4	5	11	12	13	6	7	9	10	8	16
1	1	-	0	0	1	1	0	0	0	1	1	0	0	V_{DD}
2		-	1	0	1	1	0	1	0	1	1	0		
3		-	1	1	1	1	1	1	1	0	0	1		
4		-	1	0	1	1	0	1	1	0	0	1		
5		-	0	0	1	1	0	0	0	1	1	0		
6		-	0	1	1	1	1	0	0	1	1	0		Ì
7		-	1	1	1	1	1	1	0	1	1	0		
8		<u>-</u>	1	0	1	1	0	1	0	1	1	0		
9		- ;	1	0	0	0	0	1	1	0	0	1		
10		-	1	0	1	1	0	1	1	0	0	1		
11		-	0	0	1	1	0	0	0	1	1	0		
12	<u> </u>	-	1	0	_ 1	1	0	1_	0	1	_1	0	<u> </u>	

NOTES

- 1. Connect $100k\Omega$ resistors from Pins 2 and 11 to V_{SS}.
- 2. Logic Level definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.
- 3. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.



PAGE 39

ISSUE 2

OUTPUTS

OUTPUTS

OPEN


VOH

OPEN

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES


1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

- 1. Each output to be tested separately.
- For Q Outputs: Reset and + Trigger to V_{SS},
 - Trigger to V_{DD}.

For Q Outputs: All inputs to V_{DD}.

NOTES

- 1. Each output to be tested separately.
- 2. For Q Outputs:All inputs to V_{DD}.

For \overline{Q} Outputs: Reset and +Trigger to V_{SS} , -Trigger to V_{DD} .




PAGE 40

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



NOTES

- 1. Each output to be tested separately.
- 2. For Q Outputs: Reset and + Trigger to VSS, Trigger to VDD. For Q Outputs: All inputs to V_{DD}.

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES

- 1. Each output to be tested separately.

2. For \underline{Q} Outputs: All inputs to V_{DD} . For \overline{Q} Outputs: Reset and +Trigger to V_{SS} , -Trigger to V_{DD} .

PAGE 41

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL






PAGE 42

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(m) - INPUT CAPACITANCE



NOTES


- 1. Each input to be tested separately.
- 2. f = 500kHz to 1MHz.

PAGE 43


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.



PAGE 44

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 14	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±75	nA
35 to 36	Output Drive Current N-Channel Q Outputs	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
37 to 38	Output Drive Current N-Channel Q Outputs	l _{OL2}	As per Table 2	As per Table 2	± 15 (1)	%
43 to 44	Output Drive Current P-Channel Q Outputs	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
45 to 46	Output Drive Current P-Channel Q Outputs	l _{OH2}	As per Table 2	As per Table 2	± 15 (1)	%
53	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	V
54	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES1. Percentage of limit value if voltage is the measurement function.



PAGE 45

ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	V _{OUT}	Open	
3	Inputs - (Pins D/F 2-3-13-14) (Pins C 2-4-16-17)	V _{IN}	V_{DD}	Vdc
4	Inputs - (Pins D/F 4-5-11-12) (Pins C 5-6-14-15)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 2-3-13-14) (Pins C 2-4-16-17)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 4-5-11-12) (Pins C 5-6-14-15)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 46

ISSUE 2

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS


No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 7-9-11-12)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 4-12) (Pins C 5-15)	V _{IN}	V _{GEN}	Vac
4	Input - (Pin D/F 11) (Pin C 14)	V _{IN}	Ground	Vdc
5	Inputs - (Pins D/F 3-5) (Pins C 4-6)	V _{IN}	V _{DD}	Vdc
6	Pulse Voltage	$V_{\sf GEN}$	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	f	50k≤f<1M, 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc



PAGE 47

ISSUE 2


FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 48

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 49

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 50

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	OUADA OTEDIOTIOS	0)////DOI	SPEC. AND/OR	TECT CONDITIONS	CHANGE			UNIT
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 14	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 75		-	nA
15 to 20	Input Current Low Level	lιL	As per Table 2	As per Table 2	•	-	-50	nA
21 to 26	Input Current High Level	lн	As per Table 2	As per Table 2	-	-	50	nA
27 to 28	Output Voltage Low Level Q Outputs	V _{OL1}	As per Table 2	As per Table 2	-	-	0.05	V
29 to 30	Output Voltage Low Level Q Outputs	V _{OL2}	As per Table 2	As per Table 2	-	_	0.05	٧
31 to 32	Output Voltage High Level Q Outputs	V _{OH1}	As per Table 2	As per Table 2	-	14.95	-	V
33 to 34	Output Voltage <u>Hig</u> h Level Q Outputs	V _{OH2}	As per Table 2	As per Table 2	-	14.95	-	V
35 to 36	Output Drive Current N-Channel Q Outputs	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
37 to 38	Output Drive Current <u>N</u> -Channel Q Outputs	I _{OL2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
39 to 40	Output Drive Current N-Channel Q Outputs	I _{OL3}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
41 to 42	Output Drive Current N-Channel Q Outputs	I _{OL4}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
43 to 44	Output Drive Current P-Channel Q Outputs	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	_	-	%

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 51

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

			SPEC. AND/OR		CHANGE			
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
45 to 46	Output Drive Current P-Channel Q Outputs	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
47 to 48	Output Drive Current P-Channel Q Outputs	ІОНЗ	As per Table 2	As per Table 2	± 15 (1)	-	1	%
49 to 50	Output Drive Current P-Channel Q Outputs	l _{OH4}	As per Table 2	As per Table 2	± 15 (1)	•	-	%
F-1	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As nor Table 2	An nor Table 2	-	4.5	•	- v
51	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}	As per Table 2	As per Table 2	-	-	0.5	V
53	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3		-	٧
54	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	٧

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 52

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.