

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT BI-DIRECTIONAL UNIVERSAL SHIFT REGISTER WITH 3-STATE OUTPUTS, BASED ON TYPE 40104B ESCC Detail Specification No. 9306/040

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 50

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# **CMOS 4-BIT BI-DIRECTIONAL UNIVERSAL SHIFT**

# **REGISTER WITH 3-STATE OUTPUTS,**

# **BASED ON TYPE 40104B**

# ESA/SCC Detail Specification No. 9306/040

# space components coordination group

		Approved by	
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	May 2001	San mitter	Ason
······································			



ISSUE 2

# DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CH Reference Ite	ANGE m	Approved DCR No.
		ReferenceIteThis Issue supersedes Issue 1 and in Revisions 'A', 'B' and 'C' to Issue 1 a DCRs:-Cover page DCNPara. 1.3: New sentence a Table 1(a)Para. 1.3: Variants 10 and Table 1(b)Figure 2(a): Side elevation co : Dimension 'C' aFigure 2(c): In the drawing, F Figure 2(e)Figure 3(a): Left-hand Title a : "SO" added to co Para. 4.3.2Para. 4.3.2: SO package add Para. 4.5.2	m ncorporates all modifications defined in nd the changes agreed in the following dded 11 added temperature amended prrected mended Pin No. 20 location corrected d mended comparison Titles led to the text led to the text led to the text eleted, new text added	DCR No.

	<u>see</u>	ESA/SCC Detail Specification No. 9306/040	PAGE 3 ISSUE 2
		TABLE OF CONTENTS	_
1.	GENERAL		Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 <b>2</b> . <b>3</b> .	Scope Component Type Variat Maximum Ratings Parameter Derating Info Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Handling Precautions Input Protection Network	rmation	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
3. 4.	REQUIREMENTS	S, ADDREVIATIONS, STINDOLS AND	16
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3 4.3.1	General Deviations from Generi Deviations from Specia Deviations from Final P Deviations from Burn-ir Deviations from Qualifie Deviations from Lot Ac Mechanical Requireme Dimension Check	I In-process Controls roduction Tests Tests cation Tests ceptance Tests	16 16 16 16 16 16 17 17 17
4.3.2 4.4	Weight Materials and Finishes		17 17

17

17

17

17

17

18

18

18

18

18

18

18

18

18

18

47

47

47

47

- 4.4 Materials and Finishes Case
- 4.4.1
- 4.4.2 Lead Material and Finish 4.5 Marking
- 4.5.1 General
- 4.5.2 Lead Identification
- 4.5.3 The SCC Component Number
- Traceability Information 4.5.4
- **Electrical Measurements** 4.6
- 4.6.1 **Electrical Measurements at Room Temperature**
- 4.6.2 Electrical Measurements at High and Low Temperatures
- 4.6.3 **Circuits for Electrical Measurements**
- **Burn-in Tests** 4.7
- 4.7.1 Parameter Drift Values
- 4.7.2 Conditions for H.T.R.B. and Power Burn-in
- Electrical Circuits for H.T.R.B. and Power Burn-in 4.7.3
- 4.8 **Environmental and Endurance Tests**
- 4.8.1 Electrical Measurements on Completion of Environmental Tests
- 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests
- **Electrical Measurements on Completion of Endurance Tests** 4.8.3 47 4.8.4 Conditions for Operating Life Test 47 4.8.5 **Electrical Circuits for Operating Life Tests** 47
- 4.8.6 Conditions for High Temperature Storage Test

|--|--|

#### **TABLES**

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	26
3(b)	Electrical Measurements at Low Temperature	30
4	Parameter Drift Values	42
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	43
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	43
5(c)	Conditions for Power Burn-in and Operating Life Tests	44
6	Electrical Measurements on Completion of Environmental Tests and	48

at Intermediate Points and on Completion of EnduranceTesting

#### **FIGURES**

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	34
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	45
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	45
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	46
	NDICES (Applicable to specific Manufacturers only)	

'A' Agreed Deviations for STMicroelectronics (F)

50



#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 4-Bit Bi-directional Universal Shift Register with 3-State Outputs, based on Type 40104B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



#### TABLE 1(a) - TYPE VARIANTS


VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.i.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

#### TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V	Note 1
2	input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± l <sub>IN</sub>	10	mA	-
4	D.C. Output Current	± I <sub>O</sub>	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to + 125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6


#### **NOTES**

- 1. Device is functional from + 3V to + 15V with reference to  $V_{SS}$ .
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



#### FIGURE 2 - PHYSICAL DIMENSIONS






SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
м	0.33	0.43	
N	4.31	TYPICAL	



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	MILLIMETRES	
STIVIDUL	MIN	MAX	NOTES
A	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.62	
1	-	3.70	
к	10.90	12.10	
e	1.27	TYPICAL	



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL g ↓ Β → c 🖡 C. Pin 1 d2 Identification 20 g1 e2 A1 A Е Į<sup>h</sup> E1 h ŧ D1 D Identification chamfered angle for positioning →| j1 |<del>~</del> MILLIMETRES DIMENSIONS NOTES MAX MIN 1.14 1.63 1.95 A A1 B C C1 D1 2.36 3 3 0.55 0.72 1.06 1.47 1.91 2.41 8.67 9.09 7.52 7.21 d, d1 d2 E TYPICAL 1.27 4 TYPICAL 7.62 8.67 9.09

7.21

1.27

7.62

1.01

0.51

7.52

0.76 TYPICAL 4

6 5

TYPICAL

TYPICAL

TYPICAL

NOTES: See Page 12.

E1

e, e1

e2


f, g h, h1

j, j1



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIDUL	MIN	MAX	NOTES
A	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	- 1	3.83	
к	10.90	12.10	
l	1.14	1.50	



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN




SYMBOL	MILLIMETRES		NOTES
	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		




#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



#### FIGURE 3(a) - PIN ASSIGNMENT



#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20

### FIGURE 3(b) - TRUTH TABLE

CL	MODE S	SELECT	OUTPUT	ACTION
UL	S0	S1	ENABLE	ACTION
Х	L	L	Н	RESET
	Н	L	Н	SHIFT RIGHT (Q0 TOWARD Q3)
	L	Н	Н	SHIFT LEFT (Q3 TOWARD Q0)
7	Н	Н	Н	PARALLEL LOAD
X	Х	Х	L	(SEE NOTE 3)


### **NOTES**

- 1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care.
- 2.  $\int$  = Positive-going transition.
- 3. Operations occur as above but outputs assume high impedance.




ISSUE 2








#### FIGURE 3(d) - FUNCTIONAL DIAGRAM



#### FIGURE 3(e) - INPUT PROTECTION NETWORK





#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage.

- P<sub>DSO</sub> = Single Output Power Dissipation.
- CKT = Circuit.
- IOZ = Output Leakage Current Third State,
- $t_{PHZ}$  = Propagation Delay, High Output to High Impedance.
- t<sub>PZH</sub> = Propagation Delay, High Impedance to High Output.
- t<sub>PLZ</sub> = Propagation Delay, Low Output to High Impedance.
- t<sub>PZL</sub> = Propagation Delay, High Impedance to Low Output.

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
  - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 <u>MARKING</u>

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		<u>930604001B</u>
Detail Specification Number	<u> </u>	
Type Variant, as applicable		]
Testing Level (B or C, as app	ropriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125(+0-5) °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 2

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 17	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
18 to 27	Input Current Low Level	ίι <u>ι</u>	3009	4(c)	$V_{IN} \text{ (Under Test) = 0Vdc} \\ V_{IN} \text{ (All Other Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{array}$	-	-50	nA
28 to 37	Input Current High Level	lıH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ = 0Vdc $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-3-4-5-6-7-9- 10-11) (Pins C 1-2-4-5-6-7-9-11- 12-14)	-	50	nA
38 to 41	Output Voltage Low Level	V <sub>OL</sub>	3007	4(0)	$V_{IN} \text{ (Enable, S0 and S1)} = 15 \text{Vdc}$ $V_{IN} \text{ (Clock Input)} = \text{Note 4}$ $V_{IN} \text{ (All Other Inputs)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	0.05	V



ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
42 to 45	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)		14.95	-	V
46 to 49	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN} \text{ (Enable, S0 and S1)} = 5 \text{Vdc}$ $V_{IN} \text{ (Clock Input)} = \text{Note 4}$ $V_{IN} \text{ (All Other Inputs)} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	0.51	-	mA
50 to 53	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN} \text{ (Enable, S0 and S1)}$ = 15Vdc $V_{IN} \text{ (Clock Input)} = \text{Note 4}$ $V_{IN} \text{ (All Other Inputs)}$ = 0Vdc $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ $Note 5$ $(Pins D/F 12-13-14-15)$ $(Pins C 15-16-17-19)$	3.4	-	mA
54 to 57	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)		0.51	-	mA



ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58 to 61	Output Drive Current P-Channel	IOH2	-	4(h)		-3.4	-	mA
62 to 65	Output Leakage Current Third State (1)	loz1	-	4(i)	$V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	0.4	μΑ
66 to 69	Output Leakage Current Third State (2)	loz2	-	4(i)	$V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	- 0.4	μА
70	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 6	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		(-)	(Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	0.5	
71	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	_	4(a)	$V_{IL} = 4.0$ Vdc $V_{IH} = 11$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 6	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	1.5	



ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
72	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	Enable Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
73	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	Enable Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	v
74 to 83	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(1)	$\begin{split} &I_{IN} \text{ (Under Test)} = -100 \mu A \\ &V_{DD} = \text{Open}, \ V_{SS} = 0 \text{Vdc} \\ &All \ \text{Other Pins Open} \\ &(\text{Pins D/F 1-2-3-4-5-6-7-9-10-11}) \\ &(\text{Pins C 1-2-4-5-6-7-9-11-12-14}) \end{split}$	-	-2.0	ν
84 to 93	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(m)	$V_{IN} \text{ (Under Test)} = 6Vdc \\ V_{SS} = Open, R = 30k\Omega \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{array}$	3.0	-	V



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
94 to 103	Input Capacitance	C <sub>IN</sub>	3012	4(n)	V <sub>IN</sub> (Not Under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 7 (Pins D/F 1-2-3-4-5-6-7-9- 10-11) (Pins C 1-2-4-5-6-7-9-11- 12-14)	-	7.5	pF
104	Propagation Delay Low to High, (Clock to Q0)	ΦLΗ	3003	4(0)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Notes 8 and 9 $\underline{\text{Pins D/F}}  \underline{\text{Pins C}}$ 11 to 15 14 to 19	-	400	ns
105	Propagation Delay High to Low, (Clock to Q0)	ť₽HL	3003	4(0)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Notes 8 and 9 $\underline{\text{Pins D/F}}  \underline{\text{Pins C}}$ 11 to 15 14 to 19	-	400	ns
106	Transition Time Low to High	tтLH	3004	4(0)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 5Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Notes 8 and 9 (Pin D/F 15) (Pin C 19)	-	150	ns
107	Transition Time High to Low	tτн∟	3004	4(0)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Notes 8 and 9 (Pin D/F 15) (Pin C 19)	-	150	ns



ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STNDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
108	Propagation Delay High Impedance to Low Output (Enable to Q1)	<sup>t</sup> PZL	3003	4(p)	$ \begin{array}{l} V_{IN} \mbox{ (Enable) = Pulse} \\ \mbox{ Generator} \\ V_{IN} \mbox{ (Clock Input) = Note 4} \\ V_{IN} \mbox{ (All Other Inputs)} \\ \mbox{ = 0Vdc} \\ V_{DD} \mbox{ = 5Vdc}, \mbox{ V}_{SS} \mbox{ = 0Vdc} \\ Notes 8 \mbox{ and 9} \\ \hline \hline \mbox{ Pins } D/F \mbox{ Pins C} \\ \mbox{ 1 to 14} \mbox{ 1 to 17} \end{array} $	-	150	ns
109	Propagation Delay Low Output to High Impedance (Enable to Q1)	<sup>t</sup> ΡLΖ	3003	4(p)	$V_{IN} (Enable) = Pulse$ Generator $V_{IN} (Clock input) = Note 4$ $V_{IN} (All Other inputs)$ $= 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Notes 8 and 9 $\underline{Pins D/F}  \underline{Pins C}$ 1 to 14 1 to 17	-	150	ns
110	Propagation Delay High Impedance to High Output (Enable to Q1)	tрzн	3003	4(p)		-	150	ns
111	Propagation Delay High Output to High Impedance (Enable to Q1)	t <sub>PHZ</sub>	3003	4(p)	$\begin{array}{l} V_{\text{IN}} \ (\text{Enable}) = \text{Pulse} \\ \text{Generator} \\ V_{\text{IN}} \ (\text{Clock Input}) = \text{Note 4} \\ V_{\text{IN}} \ (\text{All Other Inputs}) \\ = 5 \text{Vdc} \\ V_{\text{DD}} = 5 \text{Vdc}, \ V_{\text{SS}} = 0 \text{Vdc} \\ \text{Notes 8 and 9} \\ \underline{\text{Pins D/F}}  \underline{\text{Pins C}} \\ 1 \ \text{to 14}  1 \ \text{to 17} \end{array}$	-	90	ns
112	Maximum Clock Frequency	f(CL)	-	4(p)	Clock = Pulse Generator $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 8 and 10 (Pin D/F 12) (Pin C 15)	3.0	-	MHz



#### ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 V dc$   $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. A pulse, having the following conditions, shall be applied to the Clock Input: Vp = 0Vdc to V<sub>DD</sub> Vdc.
- 5. Interchange of forcing and measuring function is permitted.
- 6. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 7. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and  $V_{SS}$ , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 8. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 9. Before commencement of test, load all stages with low or high in accordance with Test Table 4(a) and measure propagation time at change.
- 10. A pulse, having the following conditions, shall be applied to the clock input:  $V_p = 0$ Vdc to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



ESA/SCC Detail Specification

No. 9306/040

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc, V_{SS} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	1	•	-
3 to 17	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
18 to 27	Input Current Low Level	Ι <sub>ΙL</sub>	3009	4(c)	$V_{IN} \text{ (Under Test) = 0Vdc} \\ V_{IN} \text{ (All Other Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{cases}$	-	- 100	nA
28 to 37	Input Current High Level	lιH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (All Other Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{cases}$	-	100	nA
38 to 41	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	$V_{IN} \text{ (Enable, S0 and S1)} = 15 \text{Vdc}$ $V_{IN} \text{ (Clock Input)} = \text{Note 4}$ $V_{IN} \text{ (All Other Inputs)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	0.05	V



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	TS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
42 to 45	Output Voltage High Level	Voh	3006	4(f)		14.95	•	V
46 to 49	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	$V_{IN} \text{ (Enable, S0 and S1)}$ = 5Vdc $V_{IN} \text{ (Clock Input) = Note 4}$ $V_{IN} \text{ (All Other Inputs)}$ = 0Vdc $V_{OUT} = 0.4Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	0.36	-	mA
50 to 53	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN} \text{ (Enable, S0 and S1)}$ = 15Vdc $V_{IN} \text{ (Clock Input) = Note 4}$ $V_{IN} \text{ (All Other Inputs)}$ = 0Vdc $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	2.4	-	mA
54 to 57	Output Drive Current P-Channel	IOH1	-	4(h)		0.36	-	mA



ISSUE 2

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.		STWDUE	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58 to 61	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)		-2.4	-	mA
62 to 65	Output Leakage Current Third State (1)	loz1	-	4(i)	$V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	12	μΑ
66 to 69	Output Leakage Current Third State (2)	I <sub>OZ2</sub>	-	4(i)	$V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	- 12	μА
70	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 6	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			(Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	0.5	
71	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	_	4(a)	$V_{IL} = 4.0$ Vdc $V_{IH} = 11$ Vdc $V_{DD} = 15$ Vdc, $V_{SS} = 0$ Vdc Note 6	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	1.5	



ISSUE 2

#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

No		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
110.	No. CHARACTERISTICS		MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
72	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	Enable Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
73	Threshold Voltage P-Channel	VTHP	-	4(k)	Enable Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V



ESA/SCC Detail Specification

No. 9306/040

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

No. CHARACTERISTICS		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	SYMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	- 4(a)		Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 17	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
18 to 27	Input Current Low Level	ι <u>ι</u>	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0Vdc \\ V_{IN} \text{ (All Other Inputs)} \\ = 15Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-10-11)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-12-14)} \\ \end{array}$	-	-50	nA
28 to 37	Input Current High Level	lιΗ	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ $V_{IN} \text{ (All Other Inputs)}$ = 0 Vdc $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-3-4-5-6-7-9- 10-11) (Pins C 1-2-4-5-6-7-9-11- 12-14)	-	50	nA
38 to 41	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	$V_{IN} \text{ (Enable, S0 and S1)} = 15 \text{Vdc}$ $V_{IN} \text{ (Clock Input)} = \text{Note 4}$ $V_{IN} \text{ (All Other Inputs)} = 0 \text{Vdc}$ $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	0.05	V



ESA/SCC Detail Specification

No. 9306/040

ISSUE 2

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No. CHARACTERISTICS		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
42 to 45	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)		14.95	-	V
46 to 49	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	$V_{IN} \text{ (Enable, S0 and S1)} = 5 \text{Vdc}$ $V_{IN} \text{ (Clock Input) = Note 4}$ $V_{IN} \text{ (All Other Inputs)} = 0 \text{Vdc}$ $V_{OUT} = 0.4 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	0.64	-	mA
50 to 53	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN} \text{ (Enable, S0 and S1)}$ = 15Vdc $V_{IN} \text{ (Clock Input) = Note 4}$ $V_{IN} \text{ (All Other Inputs)}$ = 0Vdc $V_{OUT} = 1.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	4.2	-	mA
54 to 57	Output Drive Current P-Channel	ЮН1	-	4(h)	$V_{IN} \text{ (Enable, D0, D1, D2,} \\ D3, S0 \text{ and } S1) = 5Vdc \\ V_{IN} \text{ (Clock Input)} = Note 4 \\ V_{IN} \text{ (All Other Inputs)} \\ = 0Vdc \\ V_{OUT} = 4.6Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note 5 \\ \text{ (Pins D/F 12-13-14-15)} \\ \text{ (Pins C 15-16-17-19)} \\ \end{cases}$	0.64	-	mA



ISSUE 2

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
58 to 61	Output Drive Current P-Channel	IOH2	-	4(h)		-4.2		mA
62 to 65	Output Leakage Current Third State (1)	loz1	-	4(i)	$V_{IN}$ (All Inputs) = 0Vdc $V_{OUT}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	0.4	μΑ
66 to 69	Output Leakage Current Third State (2)	l <sub>OZ2</sub>	-	4(i)	$V_{IN}$ (All inputs) = 0Vdc $V_{OUT}$ = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	-0.4	μΑ
70	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(a)	V <sub>IL</sub> = 1.5Vdc V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 6	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		(-)	(Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	0.5	
71	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	_	4(a)	V <sub>IL</sub> = 4.0Vdc V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 6	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>			(Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	-	1.5	



ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No		SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	No. CHARACTERISTICS		MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
72	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	Enable Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
73	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	Enable Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

		·				PIN	NU	MBE	RS						D.C.	SUPPLY
PATTERN No.					INPL	JTS						DUTF	PUTS	3	8	16
	1	2	3	4	5	6	7	9	10	11	12	13	14	15	V <sub>SS</sub>	V <sub>DD</sub>
1	0	1	1	1	1	1	1	0	0	0	X	Х	Х	X		
2	1	1	1	1	1	1	1	0	0	1	0	0	0	0		ļ
3	1	1	1	1	1	1	1	0	0	0	0	0	0	0		
4	1	1	1	1	1	1	1	0	0	1	0	0	0	0		
5	1	0	1	1	1	1	0	1	1	0	0	0	0	0		
6	1	0	1	1	1	1	0	1	1	1	1	1	1	1		
7	1	1	0	0	0	0	1	1	1	0	1	1	1	1		
8	1	1	0	0	0	0	1	1	1	1	0	0	0	0		
9	1	1	0	1	1	1	1	1	0	0	0	0	0	0		
10	1	1	0	1	1	1	1	1	0	1	0	0	0	1		
11	1	0	1	0	1	1	1	1	0	0	0	0	0	1		
12	1	0	1	0	1	1	1	1	0	1	0	0	1	0		
13	1	1	0	1	0	1	1	1	0	0	0	0	1	0		
14	1	1	0	1	0	1	1	1	0	1	0	1	0	1		
15	1	0	1	0	1	0	0	1	0	0	0	1	0	1		1
16	1	0	1	0	1	0	0	1	0	1	1	0	1	0		
17	0	0	1	0	1	0	0	0	0	0	X	Х	Х	Х		
18	1	0	0	0	0	0	0	0	0	1	0	0	0	0		
19	1	1	1	1	1	0	1	0	1	0	0	0	0	0		1
20	1	1	1	1	1	0	1	0	1	1	1	0	0	0		
21	1	1	1	1	0	1	0	0	1	0	1	0	0	0		
22	1	1	1	1	0	1	0	0	1	1	0	1	0	0		
23	1	1	1	0	1	0	1	0	1	0	0	1	0	0		
24	1	1	1	0	1	0	1	0	1	1	1	0	1	0		
25	1	0	0	1	0	1	0	0	1	0	1	0	1	0		
26	1	0	0	1	0	1	0	0	1	1	0	1	0	1		
27	1	1	1	1	1	1	1	0	0	0	X	Х	Х	Х		
28	1	0	1	1	1	1	0	0	0	1	0	0	0	0		
29	1	0	1	1	1	1	0	0	0	0	0	0	0	0		
30	1	0	1	1	1	1	0	0	0	1	0	0	0	0		
31	0	0	1	1	1	1	0	1	1	0	X	Х	Х	Х		
32	0	0	1	1	1	1	0	1	1	1	X	х	Х	Х		
33	1	0	0	0	0	0	0	0	0	0	1	1	1	1		
34	1	0	0	0	0	0	0_	0	0	1	0	0	0	0	\ \	<u> </u>

#### NOTES

- Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't Care. 1.
- 2.




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

				Pli	N NU	MBEF	RS				D.C. S	UPPLY
PATTERN No.	INPUTS											
	1	2	3	4	5	6	7	9	10	11	8	16
1	1	0	1	1	1	1	0	1	1	.0	V <sub>SS</sub>	V <sub>DD</sub>
2	1	0	1	1	1	1	0	1	1	1		1
3	0	0	0	0	0	0	0	1	1	0		
4	0	0	0	0	0	0	0	1	1	1		
5	1	0	0	0	0	0	0	1	1	0		
6	1	0	0	0	0	0	0	0	0	1		
7	1	0	1	1	1	1	0	1	1	0		
8	1	0	1	1	1	1	0	0	0	1		
9	1	0	1	1	1	1	0	1	1	1		
10	1	0	1	1	1	1	0	0	Ó	1		
11	1	1	1	1	1	1	1	1	1	0		
12	1	1	1	1	1	1	1	1	1	1		
13	1	1	1	1	1	1	1	0	1	0		
14	1	1	1	1	1	1	1	1	0	0		
15	1	1	0	0	0	0_	1	1	1	0	*	₩

# FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

# NOTES


1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

# FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





#### **NOTES**


1. Each input to be tested separately.


#### **NOTES**

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

# FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE





#### NOTES

- 1. Each output to be tested separately.
- 2. Clock input (see Note 4 to Table 2).

### **NOTES**


- 1. Each output to be tested separately.
- 2. Clock input (see Note 4 to Table 2).




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

# FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT





# **NOTES**


- 1. Each output to be tested separately.
- 2. Clock input (see Note 4 to Table 2).

# NOTES

1. Each output to be tested separately.


2. Clock input (see Note 4 to Table 2).

# FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



#### **NOTES**

- 1. Each output to be tested separately.
- 2. IOZ is measured for the following output conditions:-
  - (a) Output under test connected to  $V_{DD}$ . Remaining outputs open.
  - (b) Output under test connected to  $V_{SS}$ . Remaining outputs open.



# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL





FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

# FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)



#### **NOTES**

1. Each input to be tested separately.


### **NOTES**

1. Each input to be tested separately.



# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(n) - INPUT CAPACITANCE




# **NOTES**

- Each input to be tested separately.
   f = 100kHz to 1MHz.



# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME




# NOTES

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 20$ ns, f = 500kHz.




# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(p) - PROPAGATION DELAY, ENABLE TO HIGH IMPEDANCE



#### VOLTAGE WAVEFORMS



### **NOTES**

1. Pulse Generator -  $V_P$  = 0 to  $V_{DD}$ ,  $t_r$  and  $t_f \le$  20ns, f = 500kHz.



ISSUE 2

# **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 17	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	nA
46 to 49	Output Drive Current N-Channel	I <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
54 to 57	Output Drive Current P-Channel	Юн1	As per Table 2	As per Table 2	± 15 (1)	%
62 to 65	Output Leakage Current Third State 1	l <sub>OZ1</sub>	As per Table 2	As per Table 2	±60	nA
66 to 69	Output Leakage Current Third State 2	l <sub>OZ2</sub>	As per Table 2	As per Table 2	±60	nA
72	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
73	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

**NOTES** 1. Percentage of limit value if voltage is the measurement function.



# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 2-4-6-9-11) (Pins C 2-5-7-11-14)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 1-3-5-7-10) (Pins C 1-4-6-9-12)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 2-4-6-9-11) (Pins C 2-5-7-11-14)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
4	Inputs - (Pins D/F 1-3-5-7-10) (Pins C 1-4-6-9-12)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

# NOTES

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




ISSUE 2


# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 12-13-14-15) (Pins C 15-16-17-19)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Input - (Pin D/F 11) (Pin C 14)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
4	Input - (Pin D/F 2) (Pin C 2)	V <sub>IN</sub>	V <sub>GEN2</sub>	Vac
5	Inputs - (Pins D/F 3-4-5-6-7-10) (Pins C 4-5-6-7-9-12)	V <sub>IN</sub>	Ground	Vdc
6	Inputs - (Pins D/F 1-9) (Pins C 1-11)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
7	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
8	Pulse Frequency Square Wave	f <u>GEN1</u> GEN2	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
9	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
10	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

**<u>NOTES</u>** 1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



# 4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22±3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \,^{\circ}C$ .

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



ISSUE 2

### TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		0/4/00	SPEC. AND/OR		CHANGE			
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 17	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	-	-	nA
18 to 27	Input Current Low Level	կլ	As per Table 2	As per Table 2	-	-	50	nA
28 to 37	Input Current High Level	Ин	As per Table 2	As per Table 2	-	-	50	nA
38 to 41	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	V
42 to 45	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
46 to 49	Output Drive Current N-Channel	lol1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
50 to 53	Output Drive Current N-Channel	I <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
54 to 57	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
58 to 61	Output Drive Current P-Channel	Юн2	As per Table 2	As per Table 2	±15 (1)	-	-	%
62 to 65	Output Leakage Current Third State 1	l <sub>OZ1</sub>	As per Table 2	As per Table 2	± 60	-	-	nA
66 to 69	Output Leakage Current Third State 2	I <sub>OZ2</sub>	As per Table 2	As per Table 2	± 60	-	-	nA

# **NOTES**

1. Percentage of limit value if voltage is the measurement function.



# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

No	No. CHARACTERISTICS		SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
10.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	(Δ)	MIN	MAX	UNIT
70	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>			-	-	0.5	
72	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	-	-	۷
73	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	-	-	V



# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in:
	The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.