

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 18 STAGE STATIC SHIFT REGISTER, BASED ON TYPE 4006B

ESCC Detail Specification No. 9306/013

# ISSUE 1 October 2002





## **ESCC Detail Specification**

PAGE	ii
ISSUE	1

## **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 41

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 18 STAGE STATIC SHIFT REGISTER, BASED ON TYPE 4006B

ESA/SCC Detail Specification No. 9306/013



# space components coordination group

		Appro	ved by
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 1	February 1993	Tomomens	to taket
Revision 'A'	July 1994	Tomomers	of let
Revision 'B'	July 2000	Sa mil	Hoom
Revision 'C'	May 2001	Sa mit	Am



Rev. 'C'

PAGE 2

ISSUE 1

## **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
'A'	July '94	P1. Cover page P2. DCN : Page added P6. Table 1(a) : Lead Material and/or Finish amended P8. Figure 2(b) : Drawing altered : Dimension F (Max) amended P10. Notes : Note 7 added P15. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Material, Finish amended	None None 221049 23540 23540 23540 23539 221049	
'B'	Jul. '00	P1. Cover page P2. DCN P6. Table 1(a) : Variants 08 and 09 added P7. Figure 2(a) : Side elevation amended : Dimension 'C' amended P9. Figure 2(c) : In the drawing, Pin No. 20 location corrected P10. Notes to Figures : Title amended P10A. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand Title amended : "SO" added to comparison Titles P15. Para. 4.3.2 : SO package added to text Para. 4.4.2 : SO package added to text Para. 4.5.2 : SO package added to text	None None 221567 221567 221567 221567 221567 221567 221567 221567 221567 221567	
'C'	May '01	P1. Cover page : Page count incremented by 1 P2. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(b) : No. 8, Maximum temperature amended P39. Para. 4.8.6 : Last sentence deleted, new text added P41. Appendix 'A' : Appendix added	221602 None 221602 221602 221602 221602	



PAGE 3

ISSUE 1

## TABLE OF CONTENTS

1.	GENERAL	<u>Page</u> <b>5</b>
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.7	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1	General	14
4.2	Deviations from Generic Specification	14
4.2.1	Deviations from Special In-process Controls	14
4.2.2	Deviations from Final Production Tests	14
4.2.3	Deviations from Burn-in Tests	14
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	14
4.2.5	Deviations from Lot Acceptance Tests	15
4.3	Mechanical Requirements	15
4.3.1	Dimension Check	15
4.3.2	Weight	15
4.4	Materials and Finishes	15
4.4.1	Case	15
4.4.2	Lead Material and Finish	15
4.5	Marking	15
4.5.1	General	15
4.5.2	Lead Identification	15
4.5.3	The SCC Component Number	16
4.5.4	Traceability Information	16
4.6	Electrical Measurements	16
4.6.1	Electrical Measurements at Room Temperature	16
4.6.2	Electrical Measurements at High and Low Temperatures	16
4.6 3	Circuits for Electrical Measurements	16
4.7	Burn-in Tests	16
4.7.1	Parameter Drift Values	16
4.7.2	Conditions for H.T.R.B. and Power Burn-in	16
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	16
4.7.3	Environmental and Endurance Tests	39
4.8.1	Electrical Measurements on Completion of Environmental Tests	39
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	39
4.8.3	Electrical Measurements on Completion of Endurance Tests	39
4.8.4 4.8.4	Conditions for Operating Life Test	39
4.8.5	· ·	39
4.8.6	Electrical Circuits for Operating Life Tests	39
4.0.0	Conditions for High Temperature Storage Test	39



Rev. 'C'

PAGE 4 ISSUE 1

TABL	<u>ES</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
_	Electrical Measurements at Room Temperature, a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	22
3(b)	Electrical Measurements at Low Temperature	25
4`´	Parameter Drift Values	34
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	35
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	35
5(c)	Conditions for Burn-in Dynamic	36
6	Electrical Measurements on Completion of Environmental Tests and	40
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	RES	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	12
3(d)	Functional Diagram	13
3(e)	Input Protection Network	13
4	Circuits for Electrical Measurements	28
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	37
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	37
5(c)	Electrical Circuit for Burn-in Dynamic	38
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations of STMicroelectronics (F)	41



Rev. 'C'

PAGE

5

ISSUE

#### 1. GENERAL

## 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 18 Stage Static Shift Register, having fully buffered outputs, based on Type 4006B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These Components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'C'

PAGE 6 ISSUE 1

## **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

## TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	±I <sub>IN</sub>	10	mA	-
4	D.C. Output Current	±Ιο	10	mA	Note 3
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




Rev. 'B'


PAGE 7

ISSUE 1

## **FIGURE 2 - PHYSICAL DIMENSIONS**

FIGURE 2(a) - FLAT PACKAGE, 14-Pin





SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	




Rev. 'A'

PAGE 8 ISSUE 1

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN






Rev. 'B'

PAGE 9

ISSUE 1

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM	MILLIMETRES	
BIVILIVOIOIVO	MIN	MAX	NOTES
A	1.14	1.95	3
A1	1.63	2.36	
B	0.55	0.72	
C	1.06	1.47	3
C <sub>1</sub>	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2	7.62	TYPICAL	
E	8.67	9.09	
E1	7.21	7.52	4
e, e1	1.27	TYPICAL	
e2	7.62	TYPICAL	
f, g h, h1 j, j1	- 1.01 0.51	0.76 TYPICAL TYPICAL	6 5



Rev. 'B'

PAGE 10

ISSUE 1

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.


Rev. 'B'

PAGE 10A

ISSUE 1

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

## FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIBUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
М	0.33	0.43	
N	4.31 TYPICAL		

Rev. 'B'


PAGE 11

ISSUE 1

## FIGURE 3(a) - PIN ASSIGNMENT

## **DUAL-IN-LINE, SO AND FLAT PACKAGES**

## **CHIP CARRIER PACKAGE**



TOP VIEW TOP VIEW

## FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS 2 



PAGE 12

ISSUE 1

## FIGURE 3(b) - TRUTH TABLE

## TRUTH TABLE FOR OUTPUT FROM PIN 2

D1 + 4	CLK	D <sub>1</sub> + 4'
L		L
Н		Н
Х	7	NC


## TRUTH TABLE FOR SHIFT REGISTER STAGE

D1 + 4	CLK	D1 + 4'
L		L
Н	7	Н
Х		NC

## **NOTES**

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care, NC = No Change,
- 2.  $\int$  = Transition Low to High Level,  $\setminus$  = Transition High to Low Level.

## FIGURE 3(c) - CIRCUIT SCHEMATIC







PAGE 13

ISSUE 1

## FIGURE 3(d) - FUNCTIONAL DIAGRAM



## FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 14

ISSUE 1

## 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage.

P<sub>DSO</sub> = Single Output Power Dissipation.

CKT = Circuit.

## 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

## 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None

#### 4.2.3 Deviations from Burn-in Tests (Chart III)

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 <u>Deviations from Qualification, Environmental and Endurance Tests (Chart IV)</u>

None.



Rev. 'B'

PAGE 15

ISSUE 1

#### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 <u>MECHANICAL REQUIREMENTS</u>

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

## 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

## 4.4.2 <u>Lead Material and Finish</u>

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE 1

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	930601301B I I I
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

## 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 <u>Electrical Circuits for H.T.R.B. and Power Burn-in</u>

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 1

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	OLIADA OTEDIOTIOS	CVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OMIT
1	Functional Test	-	_	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	1	-	-
3 to 6	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	1.0	μА
7 to 11	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	-	<b>–</b> 50	nA
12 to 16	Input Current High Level	ίн	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	-	50	nA
17 to 23	Output Voltage Low Level	V <sub>OL</sub>	-	4(e)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	-	0.05	V

**NOTES**: See Page 20



PAGE 18

ISSUE 1

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHANACTENISTICS	STNIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
24 to 30	Output Voltage High Level	V <sub>OH</sub>		4(f)	$V_{IN}$ (D1, D2, D3, D4) = 15Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	14.95	-	V
31 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	0.51	·	mA
38 to 44	Output Drive Current N-Channel	l <sub>OL2</sub>	-	4(g)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	3.4	-	mA
45 to 51	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	$V_{IN}$ (D1, D2, D3, D4) = 5Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	- 0.51	-	mA
52 to 58	Output Drive Current P-Channel	Іон2	-	4(h)	$V_{IN}$ (D1, D2, D3, D4) = 15Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	- 3.4	-	mA



PAGE 19

ISSUE 1

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

Na	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
59	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(a)	$V_{IL}$ = 1.5Vdc, $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 6 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	4.5	-	V
59	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(FIIIS O 4-12-14-13-10-17-19)	-	0.5	
60	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>		4(a)	$V_{IL}$ = 4.0Vdc, $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 6 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	13.5	<u>-</u>	٧
80	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(a)	(Filis O 4-12-14-15-16-17-19)	-	1.5	
61	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Clock Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10µA (Pin D/F 7) (Pin C 10)	- 0.7	- 3.0	V
62	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Clock Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10µA (Pin D/F 14) (Pin C 20)	0.7	3.0	V



PAGE 20

ISSUE 1

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
63 to 67	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(k)	$I_{IN}$ (Under Test) = $-100\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	-	- 2.0	V
68 to 72	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(I)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30k $\Omega$ (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	3.0	-	V

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).  $V_{OH} \ge V_{DD} 0.5 \text{Vdc}$   $V_{OL} \le 0.5 \text{Vdc}$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. A pulse having the following conditions shall be applied to the Clock Input: Vp = 0Vdc to  $V_{DD}$  Vdc.
- 5. Interchange of forcing and measuring function is permitted.
- 6. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 7. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 8. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).
- 9. Before commencement of test, load all stages with low or high in accordance with Test Table 4(a) and measure propagation time at change.
- 10. A pulse having the following conditions shall be applied to the Clock Input:  $V_p = 0$ Vdc to  $V_{DD}$  Vdc. Maximum Clock Frequency ( $f_{CL}$ ) requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the Limits column.



PAGE 21

ISSUE 1

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No	CHARACTERISTICS	CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
73 to 77	Input Capacitance	C <sub>IN</sub>	3012	4(m)	$V_{IN}$ (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 7 (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	-	7.5	pF
78	Propagation Delay Low to High (Clock to Output)	t <sub>РLН</sub>	3003	4(n)	$V_{IN}$ (Clock) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 8 and 9 Pins D/F Pins C 3 to 13 5 to 19	-	350	ns
79	Propagation Delay High to Low (Clock to Output)	<sup>‡</sup> PHL	3003	4(n)	$V_{IN}$ (Clock) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 8 and 9 Pins D/F $Pins C3 to 13 5 to 19$	-	350	ns
80	Transition Time Low to High	t <sub>ТLН</sub>	3004	4(n)	V <sub>IN</sub> (Clock) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 8 (Pin D/F 13) (Pin C 19)		150	ns
81	Transition Time High to Low	t <sub>THL</sub>	3004	4(n)	V <sub>IN</sub> (Clock) = Pulse Generator V <sub>IN</sub> (All Other Inputs) = 5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 8 (Pin D/F 13) (Pin C 19)	-	150	ns
82	Maximum Clock Frequency	f <sub>(CL)</sub>	-	4(n)	Clock = Pulse Generator V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Notes 8 and 10 (Pin D/F 3) (Pin C 5)	3.0	-	MHz



PAGE 22

ISSUE 1

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Oldi
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	- ;	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	<u>-</u>
3 to 6	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	30	μА
7 to 11	Input Current Low Level	l <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	-	- 100	nA
12 to 16	Input Current High Level	ΉΗ	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	-	100	nA
17 to 23	Output Voltage Low Level	V <sub>OL</sub>	-	4(e)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	-	0.05	V



PAGE 23

ISSUE 1

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
24 to 30	Output Voltage High Level	Vон	<del>-</del>	4(f)	$V_{IN}$ (D1, D2, D3, D4) = 15Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	14.95	-	V
31 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	0.36	1	mA
38 to 44	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	2.4	-	mA
45 to 51	Output Drive Current P-Channel	<b>І</b> он1	-	4(h)	$V_{IN}$ (D1, D2, D3, D4) = 5Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	- 0.36	-	mA
52 to 58	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	$V_{IN}$ (D1, D2, D3, D4) = 15Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	- 2.4	-	mA



PAGE 24

ISSUE 1

## TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
59	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(0)	$V_{IL}$ = 1.5Vdc, $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 6 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	4.5	-	V
59	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(FIIIS C 4-12-14-13-16-17-19)	-	0.5	
60	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>		4(a)	$V_{IL}$ = 4.0Vdc, $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 6 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	13.5	•	٧
60	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(a)	(FIIIS O 4-12-14-13-10-17-19)	-	1.5	
61	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(i)	Clock Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 7) (Pin C 10)	- 0.3	- 3.5	٧
62	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(j)	Clock Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> =10μA (Pin D/F 14) (Pin C 20)	0.3	3.5	V



PAGE 25

ISSUE 1

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHANACTENISTICS	STWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olvii
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	_	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	1.0	μА
7 to 11	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	_	<b>- 50</b>	nA
12 to 16	Input Current High Level	Ιн	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-3-4-5-6) (Pins C 2-5-6-7-9)	-	50	nA
17 to 23	Output Voltage Low Level	V <sub>OL</sub>	-	4(e)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	-	0.05	V



PAGE 26

ISSUE 1

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

Ma	CHADACTEDICTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SAMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
24 to 30	Output Voltage High Level	V <sub>ОН</sub>	-	4(f)	$V_{IN}$ (D1, D2, D3, D4) = 15Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	14.95	-	V
31 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	<del>-</del>	4(g)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	0.64	ı	mA
38 to 44	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (D1, D2, D3, D4) = 0Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	4.2	-	mA
45 to 51	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	$V_{IN}$ (D1, D2, D3, D4) = 5Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	- 0.64	-	mA
52 to 58	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	$V_{IN}$ (D1, D2, D3, D4) = 15Vdc $V_{IN}$ (CLK) = Pulse Generator $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Notes 4 and 5 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	- 4.2	-	mA



PAGE 27

ISSUE 1

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	OLIA DA OTEDIOTIO	0)44501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
59	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(0)	V <sub>IL</sub> = 1.5Vdc, V <sub>IH</sub> = 3.5Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	4.5	-	V
59	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(a)	(PINS C 4-12-14-15-16-17-19)	-	0.5	
60	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>		4(0)	$V_{IL}$ = 4.0Vdc, $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 6 (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	13.5	-	٧
60	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(a)	(FIIIS C 4-12-14-15-16-17-19)	-	1.5	
61	Threshold Voltage N-Channel	VTHN	-	4(i)	Clock Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 7) (Pin C 10)	0.7	- 3.5	V
62	Threshold Voltage P-Channel	$V_{THP}$	-	4(j)	Clock Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.5	V



PAGE 28

ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

## FIGURE 4(a) - FUNCTIONAL AND NOISE IMMUNITY TEST TABLE

	PIN NUMBERS							D.C.	SUPPLY					
PATTERN No.	INPUTS				OUTPUTS						7	14		
	1	3	4	5	6	2	8	9	10	11	12	13	0	V <sub>DD</sub>
1	0	0	0	0	0	Х	Х	Х	Х	Χ	Х	Χ		
2	1	1	0	1	0	Х	Χ	Χ	Χ	Χ	Χ	Χ		
3	1	0	0	1	0	Х	Χ	Χ	Χ	Χ	Χ	Х		
4	0	1	1	0	1	Х	Χ	Χ	X	Χ	Χ	Х		
5	0	0	1	0	1	Х	Χ	Χ	Χ	Χ	Χ	Χ		
6	1	1	0	1	0	Х	Χ	Χ	Χ	Χ	Χ	X		
7	1	0	0	1	0	Х	Χ	Χ	Χ	Χ	Χ	Х		
8	0	1	1	0	1	Х	Χ	Χ	Χ	Χ	Χ	Х		
9	0	0	1	0	1	1	0	Χ	1	0	Χ	1	1	
10	1	1	0	1	0	1	0	Х	1	0	Χ	1		
11	1	0	0	1	0	0	1	0	0	1	0	0		
12	0	1	0	0	0	0	1	0	0	1	0	0		
13	0	0	0	0	0	1	0	1	1	0	1	1		
14	0	1	0	0	0	1	0	1	1	0	1	1		
15	0	0	0	0	0	0	1	0	0	1	0	0		
16	0	1	0	0	0	0	1	0	0	1	0	0		
17	0	0	0	0	0	1	0	1	1	0	1	1		
18	0	1	0	0	0	1	0	_1	1	0	1	1	<u> </u>	<u> </u>

## **NOTES**

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .



PAGE 29

ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

	PIN NUMBERS								D.C. SUPPLY		DI V					
PATTERN No.	INPUTS				OUTPUTS					I <sub>DD</sub> TEST No.	D.0	. 501 1				
	1	3	4	5	6	2	8	9	10	11	12	13		7		14
1	0	0	0	0	0			(	Open					٧s	s \	√ <sub>DD</sub>
2	1	1	1	1	1				-							1
3	1	0	1	1	1											1 1
4	0	1	0	0	0				ļ							
5	0	0	0	0	0											
6	1	1	1	1	1				l							
7	1	0	1	1	1											
8	0	1	0	0	0											
9	0	0	0	0	0	1							-			1
10	1	1	1	1	1											
11	1	0	1	1	1								1			
12	0	1	0	0	0	1							2	1		
13	0	0	0	0	0	ĺ							3			
14	1	1	1	1	1				<u> </u>				4	¥		<u> </u>

#### **NOTES**

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 3. Test to be performed at steps 11, 12, 13 and 14.




PAGE 30


ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(c) - LOW LEVEL INPUT CURRENT

## FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





#### **NOTES**


1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.

## FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

## FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



## **NOTES**

1. Each output to be tested separately.

## **NOTES**

1. Each output to be tested separately.




PAGE 31

ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

## FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



#### **NOTES**


1. Each output to be tested separately.


## **NOTES**

1. Each output to be tested separately.

## FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

## FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 32

ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(k) - INPUT CLAMP VOLTAGE (VSS)

## FIGURE 4(I) - INPUT CLAMP VOLTAGE (VDD)




#### **NOTES**

1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.

## FIGURE 4(m) - INPUT CAPACITANCE



## **NOTES**

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




PAGE 33


ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



## **VOLTAGE WAVEFORMS**



## **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 20$ ns,  $t_r = 500$ kHz.



PAGE 34

ISSUE 1

## **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 6	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	nA
31 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
45 to 51	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
61	Threshold Voltage N-Channel	$V_{THN}$	As per Table 2	As per Table 2	± 0.3	V
62	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	٧

NOTES1. Percentage of limit value if voltage is the measurement function.



PAGE 35

ISSUE 1

## TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 - 5)	°C
2	Outputs - (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	V <sub>ОUТ</sub>	Open	~
3	Inputs - (Pins D/F 5-6) (Pins C 7-9)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 1-3-4) (Pins C 2-5-6)	ViN	$V_{\mathrm{DD}}$	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

## **NOTES**

## TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 – 5)	°C
2	Outputs - (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 5-6) (Pins C 7-9)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc
4	Inputs - (Pins D/F 1-3-4) (Pins C 2-5-6)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

## **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

<sup>1.</sup> Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 36

ISSUE 1

## TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 – 5)	°C
2	Outputs - (Pins D/F 2-8-9-10-11-12-13) (Pins C 4-12-14-15-16-17-19)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Input - (Pin D/F 3) (Pin C 5)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
4	Inputs - (Pins D/F 1-4-5-6) (Pins C 2-6-7-9)	V <sub>IN</sub>	V <sub>GEN2</sub>	Vac
5	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave	f GEN1 GEN2	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	V <sub>DD</sub> 15	
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

## **NOTES**


1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 37

ISSUE 1


## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



#### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

## FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




## **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 38

ISSUE 1

## FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



## **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'C'

PAGE 39

ISSUE 1

## 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

## 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

## 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

## 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 40

ISSUE 1

## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		0.4450	SPEC. AND/OR	TEST	CHANGE		LINUT	
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 6	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	-	-	nA
7 to 11	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	-	-	- 50	nA
12 to 16	Input Current High Level	Ιн	As per Table 2	As per Table 2	<u>-</u>	-	50	nA
17 to 23	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	V
24 to 30	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	V
31 to 37	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
38 to 44	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
45 to 51	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
52 to 58	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
59	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	Ac nor Table 0	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	- As per Table 2	As per Table 2	-	-	0.5	V
61	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	V
62	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-	-	V

## **NOTES**

1. Percentage of limit value if voltage is the measurement function.



Rev. 'C'

PAGE 41

ISSUE 1

## **APPENDIX 'A'**

Page 1 of 1

## AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION			
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			