

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 8-BIT ADDRESSABLE LATCHES BASED ON TYPE 54HC259

ESCC Detail Specification No. 9203/073

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 40

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 8-BIT ADDRESSABLE LATCHES BASED ON TYPE 54HC259

ESA/SCC Detail Specification No. 9203/073



space components coordination group

		Approved by	
lssue/Hev.	Date	SCCG Chairman	ESA Director Genera
Issue 2	April 1994	Tommers.	I Luko
Revision 'A'	December 2001	17. YED	Am



Rev. 'A'

PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		Cover Page : Page Contents DCN : Table 1(a) : Variants 01 to	05 deleted. 09, Figures amended ended to 2(a). ended to 2(b).	221149 None 221149 221149 221149 221149 221149 221149
		Notes to Figures: Title amended. Note 1 amended. Variants 01 to Para. 4.4.2: Lead Finish, Ty Para. 4.5.2: Lead identifical Para. 4.5.3: Type Variant a Table 2: Nos. 4 to 5 col Following Nos. Table 3: Nos. 4 to 5 col Following Nos. Figure 4(a): Pattern Nos. ac Table 4: Nos. 4 to 5 col Following Nos. Table 6: Nos. 4 to 5 col Following Nos. Table 7: Nos. 4 to 5 col Following Nos. Table 7: Nos. 4 to 5 col Following Nos.	ed. 05, Networks deleted. ypes amended. tion figures amended. mended. rrected to "4 to 12". incremented by 7. rrected to "4 to 12". incremented by 7.	221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149 221149
' A'	Dec. '01	P2. DCN P4. T of C : Append P5. Para. 1.3 : New se P6. Table 1(a) : New V P10. Notes to Figures : Title ar Note 9 P10A. Figure 2(d) : New Fi P11. Figure 3(a) : Titles ar : Text ar Para. 4.3.2 : Text ar Para. 4.4.2 : New se Para. 4.5.2 : Text ar	dix 'B' and Deviation added entence added ariants 10 and 11 added nended to read 2(a) to 2(d) text amended to include SO gure added amended to include SO mended to include SO nended to include SO nended to include SO entence inserted after 'No. 23500' mended to include SO packages age and Deviation added	221603 None 221603 221564 221564 221564 221564 221564 221564 221564 221564 221603



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Pin Assignment Truth Table	5 5 5 5 5 5 5
1.8 1.9 1.10 1.11	Circuit Schematic Functional Diagram Handling Precautions Input and Output Protection Networks	5 5 5 5 5
2.	APPLICABLE DOCUMENTS	14
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14
4.	REQUIREMENTS	14
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3.1 4.3.2 4.4 4.4.1 4.4.2 4.5.1 4.5.1 4.5.2 4.5.3 4.5.4 4.6.1 4.6.2 4.6.3 4.7 4.7.1 4.7.2	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests Deviations from Burn-in Tests Deviations from Qualification Tests Deviations from Lot Acceptance Tests Mechanical Requirements Dimension Check Weight Materials and Finishes Case Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Electrical Measurements Electrical Measurements at Room Temperature Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements Burn-in Tests Parameter Drift Values Conditions for H.T.R.B. and Power Burn-in	14 14 14 14 14 14 15 15 15 15 15 16 16 16 16 16 16
4.7.3 4.8 4.8.1 4.8.2 4.8.3 4.8.4 4.8.5 4.8.6	Electrical Circuits for H.T.R.B. and Power Burn-in Environmental and Endurance Tests Electrical Measurements on Completion of Environmental Tests Electrical Measurements at Intermediate Points during Endurance Tests Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Tests Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test	16 35 35 35 35 35 35 35 35



Rev. 'A'

PAGE 4

ISSUE 2

4.9 4.9.1 4.9.2 4.9.3	Total Dose Irradiation Testing Application Bias Conditions Electrical Measurements	<u>Page</u> 35 35 35 35
TABL	<u>es</u>	
1(a) 1(b) 2 3 4 5(a)	Type Variants Maximum Ratings Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters Electrical Measurements at High and Low Temperatures Parameter Drift Values Conditions for Burn-in High Temperature Reverse Bias, N-Channels	6 6 17 21 23 30 31
5(b) 5(c)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels Conditions for Power Burn-in and Operating Life Test	31 32
6 7	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing Electrical Measurements During and on Completion of Irradiation Testing	36
FIGUE	·	38
1 2 3(a) 3(b) 3(c) 3(d) 3(e)	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protection Networks	7 11 12 12 12 13
4 5(a) 5(b) 5(c) 6	Circuits for Electrical Measurements Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels Electrical Circuit for Power Burn-in and Operating Life Test Bias Conditions for Irradiation Testing	26 33 33 34 37
APPE	NDICES (Applicable to specific Manufacturers only)	
'A' 'B'	AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F) AGREED DEVIATIONS FOR STMICROELECTRONICS (F)	39



Rev. 'A'

PAGE

ISSUE 2

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 8-bit Addressable Latches having fully buffered outputs, based on type 54HC259. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'A'

PAGE 6
ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
06	FLAT	2(a)	G4
07	D.I.L.	2(b)	G4
08	CHIP CARRIER	2(c)	7
09	CHIP CARRIER	2(c)	4
10	SO CERAMIC	2(d)	G2
11	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	V _{OUT}	-0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	300	mW	Note 4
5	Supply Current	DDop	50	mA	
6	Operating Temperature Range	Тор	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 25 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DEPATING INFORMATION

Not applicable.




PAGE

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTEC
STVIDOL	MIN	MAX	NOTES
Α	1.27	2.03	***************************************
b	0.38	0.56	8
С	0.08	0.23	8
D	9.42	10.16	4
E	6.27	7.24	
E1	7.00 TYPICAL		4
e	1.27 T\	YPICAL	5, 9
L.	7.87	8.89	8
L1	23.88	24.38	
Q	0.51	1.02	2
S	0.25	0.64	7




PAGE


ISSUE 2

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
OTMBOL	MIN	MAX	NOTES
А	=	5.08	***************************************
b	0.38	0.66	8
b1	·	1.78	8
С	0.20	0.44	8
D	19.18	19.94	4
E	6.22	7.62	4
E1	7.37	8.13	
е	2.54 TY	PICAL	6, 9
F	1.27 T	, YPICAL	
Н	0.76	~	
L	3.30	5.08	8
Q	0.51	-	3
S	0.38	1.27	7 '
α	0°	15°	10




PAGE


ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





SYMBOL	MILLIMETRES		NOTES
07171505	MIN	MAX	NOTES
Α	8.69	9.09	
В	7.80	9.09	
C	0.25	0.51	11
D	0.89	1.14	12
E	1.14	1.40	8
F	0.56	0.71	8
G	1.27 TYPICAL		5, 9
Н	1.63	2.54	,



Rev. 'A'

PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal
 centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the
 highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 14 spaces for flat, SO and dual-in-line packages.16 spaces for chip carrier packages.
- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.




Rev. 'A'

PAGE 10A

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



\$2000000000000000000000000000000000000	gaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa	***************************************	******************************
SYMBOL	MILLIMETRES		NOTES
OTWIDOL	MIN.	MAX.	NOTES
Α	6.75	7.06	***************************************
В	9.76	10.14	***************************************
С	1.49	1.95	
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TY	PICAL	5, 9
G	0.38	0.48	8
H	0.60	0.90	8
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	00000000000000000000000000000000000000
N	4.31 TYPICAL		99999999999
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	



Rev. 'A'


PAGE 11

ISSUE 2

## FIGURE 3(a) - PIN ASSIGNMENT


## **DUAL-IN-LINE, SO AND FLAT PACKAGE**

## DUAL-IN-LINE, SO AND FLAT PACKAGE



**TOP VIEW** 

#### CHIP CARRIER PACKAGE



## FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS 2 



PAGE 12

ISSUE 2

## FIGURE 3(b) - TRUTH TABLE

### **FUNCTION TABLE**

	UTS	OUTPUT OF ADDRESSED	EACH OTHER	FUNCTION
CLR	G	LATCH	OUTPUT	FUNCTION
Н	L.	D	Qi0	Addressable Latch
Н	Н	Qi0	Qi0	Memory
L	L	D	L	8-Line Demultiplexer
L	Н	L	L	Clear

## LATCH SELECTION TABLE

SEL	ECT INF	LATCH	
S2	S1	S0	ADDRESSED
L	L	L	0
L	L	Н	1
L	Н	L	2
L	Н	Н	3
Н	L	L	4
Н	L	Н	5
Н	Н	L	6
Н	Н	Н	7


## **NOTES**

- 1. Logic Level Definitions: L = Low Level, H = High Level.
- 2. D = the level at the Data Input.
- 3. Qi0 = The level before the indicated steady-state input conditions were established (i = 0, 1...7).

## FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

## FIGURE 3(d) - FUNCTIONAL DIAGRAM



### NOTES

1. Pin numbers shown are for DIP and FP.




PAGE 13

ISSUE 2

## FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

## **INPUT PROTECTION**

## **OUTPUT PROTECTION**



VARIANTS 06 TO 09



PAGE 14

ISSUE 2

## 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

## 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

## 4. REQUIREMENTS

### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

## 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

## 4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

## 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

## 4.2.3 Deviations from Burn-in Tests (Chart III)

None.

### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



Rev. 'A'

PAGE 15

ISSUE 2

## 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

### 4.3 <u>MECHANICAL REQUIREMENTS</u>

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

## 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

## 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

## 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 16

ISSUE 2

## 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

Detail Specification Number

Type Variant (see Table 1(a))

Testing Level (B or C, as applicable)

Total Dose Irradiation Level (if applicable)

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

## 4.6 <u>ELECTRICAL MEASUREMENTS</u>

## 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

## 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

## 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

## 4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	·	·		·····				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	0,411
1	Functional Test 1	•	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V,  V_{IH} = 1.5V$ $V_{DD} = 2.0V,  V_{SS} = 0V$ $t_r < 1.0 \mu s,  f = 10 kHz  (min)$ Note 1	-	•	<del>-</del> :
2	Functional Test 2	-	·	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	~	-	-
3	Functional Test 3		3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	-	-	
4 to 12	Quiescent Current	dag	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	~	0.4	μА
13 to 18	Input Current Low Level	nput Current I _{IL} 3009 4(b) V _{IN} (Under Test) = 0V		-	-50	nA		
19 to 24	Input Current I _{IH} 3010 High Level		3010	4(c)	V _{IN} (Under Test) = 6.0V V _{IN} (Remaining Inputs) = 0V V _{DD} = 6.0V, V _{SS} = 0V (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	·	50	nA



PAGE 18

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

Γ	<b>7</b>	<del> </del>	T	r	T	T		·
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olali
25 to 32	Output Voltage Low Level 1	V _{OL1}	3007	3007 4(d) $V_{IL} = 0.3V$ , $V_{IH}$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V$ , $V_{S}$ (Pins D/F 4-5-6-12) (Pins C 5-7-8-9-15)		-	0.1	V
33 to 40	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL}$ = 0.9V, $V_{IH}$ = 3.15V $I_{OL}$ = 20µA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	-	0.1	V
41 to 48	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OL}$ = 20µA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	~	0.1	V
49 to 56	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $I_{OL} = 4.0$ mA $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	-	0.26	V
57 to 64	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OL}$ = 5.2mA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	-	0.26	V
65 to 72	Output Voltage Hìgh Level 1	V _{OH1}	3006	4(e)	$V_{IL}$ = 0.3V, $V_{IH}$ = 1.5V $I_{OH}$ = -20µA $V_{DD}$ = 2.0V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	1.9	~	V



PAGE 19

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	<u></u>	<del>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</del>	<del>,                                     </del>	·	·	·		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIV	IITS	UNIT
			883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
73 to 80	Output Voltage High Level 2	level 2		V _{DD} = 4.5V, V _{SS} = 0V (Pins D/F 4-5-6-7-9-10-11- 12) (Pins C 5-7-8-9-12-13-14-	4.4	-	V	
81 to 88	Output Voltage High Level 3	tput Voltage V _{OH3} 3006 4(e) V _{IL} = 1.2V, V _{IH} = 4.2V			5.9	-	V	
89 to 96	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL}$ = 0.9V, $V_{IH}$ = 3.15V $I_{OH}$ = -4.0mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	3.98	-	V
97 to 104	Output Voltage High Level 5	V _{ОН5}	3006	4(e)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OH}$ = -5.2mA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	5.48	-	<b>V</b>
105	Threshold Voltage N-Channel	V _{THN}	~	4(f)	S0 Input at Ground All Other Inputs: V _{IN} = 5.0V V _{DD} = 5.0V, I _{SS} =-10μA (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
106	Threshold Voltage P-Channel	V _{THP}	1	4(g)	S0 Input at Ground All Other Inputs: V _{IN} = -5.0Vdc V _{SS} = -5.0V, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.45	1.35	V



PAGE 20

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	LIKUT
	0.7.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0	0,,,,,	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
107 to 112	Input Clamp Voltage (to V _{SS} )	V _{IC1}	-	4(h)	$I_{IN}$ (Under Test) = -0.1mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	-0.4	-0.9	V
113 to 118	Input ClampVoltage V _{IC2} (to V _{DD} )		-	4(h)	$I_{\text{IN}}$ (Under Test) = 0.1mA $V_{\text{DD}}$ = 0V, $V_{\text{SS}}$ = Open, All Other Pins Open (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	0.4	0.9	V

### **NOTES**

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



PAGE 21

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

				<u> </u>	· · · · · · · · · · · · · · · · · · ·	T	************	T
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIM	IITS MAX	UNIT
				<u> </u>				
119 to 124	Input Capacitance	C _{IN}	3012	4(i)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0V Note 2 (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	-	10	pF
125	Propagation Delay Low to High, (D to Q0)	opagation Delay t _{PLH1} 3003 4(j) V _{IN} (Under Test) = Pulse Generator		•	26	ns		
126	Propagation Delay High to Low, (D to Q0)	tPHL1	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 13 to 4 17 to 5	•	26	ns
127	Propagation Delay Low to High, (S0 to Q0)	t _{PLH2}	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 1 to 4 1 to 5	-	40	ns
128	Propagation Delay High to Low, (S0 to Q0)	gh to Low, = Pulse Generator		ı	40	ns		



PAGE 22

ISSUE 2

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

r	T	T	T	Υ	T	·······		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIM	MAX	UNIT
129	Propagation Delay Low to High, (G to Q0)	<b>†</b> РLН3	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F 14 to 4 Pins C 18 to 5	-	34	ns
130	Propagation Delay High to Low, (G to Q0)	[†] РНL3	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 14 to 4 18 to 5	~	34	ns
131	Propagation Delay High to Low, (CLR to Q0)	₹PHL4	3003	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F 15 to 4 Pins C 19 to 4	-	38	ns
132	Transition Time Low to High	t _{TLH}	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 (Pin D/F 4) (Pin C 5)	-	15	ns
133	Transition Time High to Low	[‡] THL	3004	4(j)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 (Pin D/F 4) (Pin C 5)	-	15	ns



PAGE 23

ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

	<u> </u>	r		γ				·····
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	IITS	UNIT
			883	riG.	C = CCP)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ $t_r < 1.0\mu s$ , $f = 10kHz$ (min) Note 1	-	-	•
2	Functional Test 2	nctional Test 2		3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz \ (min)$ Note 1	•	-	-
3	Functional Test 3	-	•	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400 \text{ns}$ $f = 10 \text{kHz (min)}$ Note 1	-	•	-
4 to 12	Quiescent Current	l _{DD}	3005	4(a)	$V_{IL}$ = 0V, $V_{IH}$ = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V All Outputs Open (Pin D/F 16) (Pin C 20)	-	8.0	μА
13 to 18	Input Current Low Level	l _{tt.}	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	-	~1.0	μА
19 to 24	Input Current High Level	կн	3010	4(c)	V _{IN} (Under Test) = 6.0V V _{IN} (Remaining Inputs) = 0V V _{DD} = 6.0V, V _{SS} = 0V (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	-	1.0	ĮıА



PAGE 24

ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

Γ	***************************************	I	T	Γ		I		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Oran
25 to 32	Output Voltage Low Level 1	Level 1		$V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-	-	0.1	V	
33 to 40	Output Voltage Low Level 2	Output Voltage $V_{OL2}$ 3007 4(d) $V_{II} = 0.9V$ , $V_{IH} = 3.15V$		-	0.1	V		
41 to 48	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OL}$ = 20µA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	-	0.1	V
49 to 56	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	$V_{IL}$ = 0.9V, $V_{IH}$ = 3.15V $I_{OL}$ = 4.0mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	-	0.4	٧
57 to 64	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OL}$ = 5.2mA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	~	0.4	V
65 to 72	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V$ , $V_{SS} = 0V$ (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	1.9	-	V



PAGE 25

ISSUE 2

## TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

		<del></del>	r		·	·		·····
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIIV	IITS	UNIT
			883	riG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
73 to 80	Output Voltage High Level 2			4(e)	$V_{IL} = 0.9V$ , $V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V$ , $V_{SS} = 0V$ (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	4.4	-	V
81 to 88	Output Voltage High Level 3	V _{ОНЗ}	3006	4(e)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OH}$ = -20µA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	5.9	-	V
89 to 96	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL}$ = 0.9V, $V_{IH}$ = 3.15V $I_{OH}$ = -4.0mA $V_{DD}$ = 4.5V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	3.7	-	V
97 to 104	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$V_{IL}$ = 1.2V, $V_{IH}$ = 4.2V $I_{OH}$ = -5.2mA $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	5.2	~	V
107 to 112	Input Clamp Voltage (to V _{SS} )	V _{IC1}	-	4(h)	$I_{IN}$ (Under Test) = -0.1mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	-0.1	-1.2	V
113 to 118	Input ClampVoltage (to V _{DD} )	V _{IC2}	-	4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open, All Other Pins Open (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	0.1	1.2	V



PAGE 26

ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

## FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN	INPUTS							OUTPUTS							PACKAGE	D.C. S	UPPLY
NO.	1 2	2 3	3 4	13 17	14 18	15 19	4 5	5 7	6 8	7 9	9 12	10 13	11 14	12 15	DIL, FP CCP	8 10	16 20
1	0	0	0	0	0	0		~~~		OF	PEN		V _{SS}	V _{DD}			
2	0	0	0	1	0	1				OF	EN						
3	1	0	0	1	0	1				OF	EN						
4	0	1	0	1	0	1				OP	EN						
5	1	1	0	1	0	1				OF	EN						
6	0	0	1	1	0	1				OP	EN						
7	1	0	1	1	0	1		OPEN									
8	0	1	1	1	0	1	OPEN										
9	1	1	1	1	0	1	OPEN								*		

#### **NOTES**

- Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .
- 2.

## FIGURE 4(b) - INPUT CURRENT LOW LEVEL

## FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



## NOTES

1. Each input to be tested separately

1. Each input to be tested separately.




PAGE 27


ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

## FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





## **NOTES**


- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.


#### NOTES

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

### FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

## FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 28

ISSUE 2


## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(h) - INPUT CLAMP VOLTAGE



**NOTES** 1. Each input to be tested separately.

## FIGURE 4(i) - INPUT CAPACITANCE



NOTES 1. Each input to be tested separately.

2. f = 100KHz to 1MHz.




PAGE 29


ISSUE 2

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(j) - PROPAGATION DELAY AND TRANSITION TIME



### **VOLTAGE WAVEFORMS**



## **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ .

2.  $C_L = 50 pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



PAGE 30

ISSUE 2

## TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 12	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 120	nA
13 to 18	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	± 20	nA
19 to 24	Input Current High Level	ІН	As per Table 2	As per Table 2	±20	nA
49 to 56	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	V
89 to 96	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	± 0.2	V
105	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
106	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V



PAGE 31

ISSUE 2

## TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

### **NOTES**

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$ min. to  $10k\Omega$  max.

## TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)	V _{OUT}	Open or V _{DD}	~
3	Inputs - (Pins D/F 1-2-3-13-14-15) (Pins C 2-3-4-17-18-19)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

### **NOTES**

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



PAGE 32

ISSUE 2

## TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS		SYMBOL	CONDITIONS	UNIT
1	Ambient T	emperature	T _{amb}	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 4-5-6-7-9-10-11-12) (Pins C 5-7-8-9-12-13-14-15)		V _{OUT}	$V_{ m DD}$	V
3	Input -	(Pin D/F 13) (Pin C 17)	V _{IN}	V _{GEN1}	Vac
4	Input - (Pin D/F 1) (Pin C 2)		V _{IN}	V _{GEN2}	Vac
5	Input - (Pin D/F 2) V _{IN} (Pin C 3)		V _{GEN3}	Vac	
6	Input -	(Pin D/F 3) (Pin C 4)	V _{IN}	V _{IN} V _{GEN4}	
7	Inputs -	Inputs - (Pins D/F 14-15) V _{IN} V _{SS} (Pins C 18-19)		V	
8	Pulse Volta	age	V _{GEN}	0V to V _{DD}	Vac
9	Pulse Freq	uency Square Wave	fGEN1 fGEN2 fGEN3 fGEN4	100k $\pm$ 10% 50k $\pm$ 10% 25k $\pm$ 10% 12.5k $\pm$ 10% 50 $\pm$ 15% Duty Cycle $t_r = t_f \le$ 400ns	Hz
10	Positive Supply Voltage (Pin D/F 16) (Pin C 20)		V _{DD}	6.0(+0-0.5)	V
11	Negative S (Pin D/F 8) (Pin C 10)	Supply Voltage	V _{SS}	0	V


- NOTES
  1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.



PAGE 33


ISSUE 2

## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



**NOTES** 1. Pin numbers in parenthesis are for the chip carrier package.

## FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 34

ISSUE 2

## FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 35

ISSUE 2

## 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

## 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

## 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

### 4.9 TOTAL DOSE IRRADIATION TESTING

### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

## 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 36

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	THE TAXABLE PARTY OF THE PARTY							
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (\(\Delta\))	ABSC MIN	DLUTE MAX	UNIT
1	Functional Test 1		A Table A	A. ~ T. L. A				
-		•	As per Table 2	As per Table 2	-	-	~	-
2	Functional Test 2	~	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 12	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.12	-	0.4	μА
13 to 18	Input Current Low Level	IIL	As per Table 2	As per Table 2	±20	•	-50	nA
19 to 24	Input Current High Level	I _{IH}	As per Table 2	As per Table 2	±20	v	50	nA
49 to 56	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	-	0.26	V
57 to 64	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026	-	0.26	٧
89 to 96	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	± 0.2	3.98	~	V
97 to 104	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	± 0.2	5.48	be .	V
105	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	0.45	1.45	V
106	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	0.45	1.35	٧


### NOTES

^{1.} The change limits  $(\Delta)$  are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.

PAGE 37

ISSUE 2

## FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



## **NOTES**

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.



PAGE 38

ISSUE 2

## TABLE 7 - ELECTRICAL MEASUREMENT DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		LINET
						MIN	MAX	UNIT
4 to 12	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	~	~	40	μA
105	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.6	- 0.4	-1.5	V
106	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.6	0.4	1.4	٧



PAGE 39

ISSUE 2

## APPENDIX 'A'

Page 1 of 1

## AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go tests and presented in histogram form is required.



Rev. 'A'

PAGE 40

ISSUE 2

## APPENDIX 'B'

Page 1 of 1

## AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	AS AFFECTED DESCRIPTION OF DEVIATIONS			
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.			
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.  Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5 Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temp limits of MIL-STD-883, Para. 4.5.8(c) may be used.				