

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL 64 STAGE STATIC SHIFT REGISTER, WITH 3-STATE OUTPUTS, BASED ON TYPE 4517B ESCC Detail Specification No. 9306/049

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 54

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS DUAL 64 STAGE STATIC SHIFT REGISTER, WITH 3-STATE OUTPUTS, BASED ON TYPE 4517B

ESA/SCC Detail Specification No. 9306/049



space components coordination group

	Approved by		
lssue/Rev.	Date .	SCCG Chairman	ESA Director General or his Deputy
Issue 2	June 2001	91. 180	Am



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

	DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
1			DCR No.	
			-	



PAGE 3

ISSUE 2

TABLE OF CONTENTS

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Networks	5
2.	APPLICABLE DOCUMENTS	16
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	16
4.	REQUIREMENTS	16
4.1	General	16
4.2	Deviations from Generic Specification	16
4.2.1	Deviations from Special In-process Controls	16
4.2.2	Deviations from Final Production Tests	16
4.2.3	Deviations from Burn-in Tests	16
4.2.4	Deviations from Qualification Tests	16
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	17
4.3.1	Dimension Check	17
4.3.2	Weight	17
4.4	Materials and Finishes	17
4.4.1	Case	17
4.4.2	Lead Material and Finish	17
4.5	Marking	17
4.5.1	General	17
4.5.2	Lead Identification	17
4.5.3	The SCC Component Number	18
4.5.4	Traceability Information	18
4.6	Electrical Measurements	18
4.6.1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Power Burn-in	18
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	⁻ 18
4.8	Environmental and Endurance Tests	51
4.8.1	Electrical Measurements on Completion of Environmental Tests	51
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	51
4.8.3	Electrical Measurements on Completion of Endurance Tests	51
4.8.4	Conditions for Operating Life Tests	⁻ 51
4.8.5	Electrical Circuits for Operating Life Tests	51
4.8.6	Conditions for High Temperature Storage Test	51



PAGE 4 ISSUE 2

TABLI	<u>ES</u>	<u>Page</u>
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	19
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	29
4	Parameter Drift Values	46
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	47
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	47
5(c)	Conditions for Power Burn-in and Operating Life Tests	48
6	Electrical Measurements on Completion of Environmental Tests and	52
	at Intermediate Points and on Completion of EnduranceTesting	
FIGUE	<u>res</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	13
3(c)	Circuit Schematic	14
3(d)	Functional Diagram	15
3(e)	Input Protection Network	15
4	Circuits for Electrical Measurements	33
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	49
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	49
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	50
APPE	NDICES (Applicable to specific Manufacturers only)	
Ά'	Agreed Deviations for STMicroelectronics (F)	54



PAGE

ISSUE 2

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Dual 64 Stage Static Shift Register, with 3-State Outputs, based on Type 4517B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 <u>CIRCUIT SCHEMATIC</u>

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORKS

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE 6

ISSUE 2

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I _{IN}	10	mA	-
4	D.C. Output Current	± lo	10	mA	Note 3
5	Device Dissipation	P _D	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to +125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from +3V to +15V with reference to VSS.
- 2. $V_{DD} + 0.5V$ should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





PAGE

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





CVMDO	MILLIM	ETRES	NOTES
SYMBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	1
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
М	0.33	0.43	
N	4.31	TYPICAL	


PAGE

ISSUE 2

8

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



CVMDOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
Θ ₁	17.65	17.90	
e ₂	7.62	8.12	
F	7.11	7.62	
1	-	3.70	
κ	10.90	12.10	
ℓ	1.27	TYPICAL	




PAGE

ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
BIVILIVOIONO	MIN	MAX	140128
Α	1.14	1.95	
A1	1.63	2.36	
В С С ₁	0.55	0.72	3
C	1.06	1.47	3
C ₁	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2 E	7.62	TYPICAL	
E	8.67	9.09	
E1	7.21	7.52	,
e, e1	1.27	TYPICAL	4
e2	7.62	TYPICAL	
f, g	-	0.76	
h, h1	1.01	TYPICAL	6
j, j1	0.51	TYPICAL	5




PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIBOL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
I	-	3.83	
Κ	10.90	12.10	
ℓ	1.14	1.50	8


PAGE

ISSUE 2

11

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDOL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3_
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TY	9.00 TYPICAL	
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 16 pin packages : 14 20 terminal packages : 12

14 spaces


12 spaces

- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.

PAGE 13

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT



FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS**

FIGURE 3(b) - TRUTH TABLE

CLOCK	WRITE ENABLE	DATA	STAGE 16 TAP	STAGE 32 TAP	STAGE 48 TAP	STAGE 64 TAP
L	L	Х	Q16	Q32	Q48	Q64
L	Н	Χ	Z	Z	Z	Z
H	L	Х	Q16	Q32	Q48	Q64
Н	Н	Χ	Z	Z	Z	Z
\int	L	D1 in	Q16	Q32	Q48	Q64
5	Н	D1 In	D17 ln	D33 In	D49 In	Z
7_	L	X	Q16	Q32	Q48	Q64
7	Н	Х	Z	Z	Z	Z


NOTES

- 1. Logic Level Definitions: L=Low Level, H=High Level, X=Don't Care, Z=High Impedance.
- 2. \int = Transition Low to High Level, \int = Transition High to Low Level.

PAGE 14

ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC



PAGE 15

ISSUE 2

FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORKS





PAGE 16

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} = Input Clamp Voltage.

P_{DSO} = Single Output Power Dissipation.

CKT = Circuit.

I_{OZ} = Output Leakage Current Third State.

t_{PHZ} = Propagation Delay, High Output to High Impedance. t_{PZH} = Propagation Delay, High Impedance to High Output. t_{PLZ} = Propagation Delay, Low Output to High Impedance. t_{PZL} = Propagation Delay, High Impedance to Low Output.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at + 125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



PAGE 17

ISSUE 2

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 18

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>930604901B</u>
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 <u>Electrical Circuits for H.T.R.B. and Power Burn-in</u>

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

			TEST		TEST CONDITIONS	LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	,	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	1
2	Functional Test	•	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	1	•	-
3 to 24	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μA
25 to 30	Input Current Low Level	lμ	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-7-9-12-13) (Pins C 4-5-9-11-15-16)	-	-50	nA
31 to 36	Input Current High Level	ΙΉ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-7-9-12-13) (Pins C 4-5-9-11-15-16)	-	50	nA
37 to 44	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	-	0.05	V
45 to 52	Output Voltage High Level	V _{OH}	3006	4(f)	V _{IN} (Data) = 15Vdc Clock = Pulse Generator V _{IN} (All Other Inputs) = See Table of Figure 4(f) V _{OUT} = Open V _{DD} = 15Vdc, V _{SS} = 0Vdc (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	14.95	-	V



PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	CIVIT
53 to 60	Output Drive Current N-Channel	l _{OL1}	_	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(e) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	0.51	-	mA
61 to 68	Output Drive Current N-Channel	l _{OL2}	_	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(e) V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	3.4	-	mA
69 to 76	Output Drive Current P-Channel	l _{OH1}	-	4(h)	V_{IN} (Data) = 5Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(f) V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	0.51	-	mA
77 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Data) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(f) V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	-3.4	-	mA



PAGE 21

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

		7						7
No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIM	ITS	UNIT
			883	rig.	C = CCP)	MIN	MAX	
85 to 92	Output Leakage Current Third State (1)	l _{OZ1}	-	4(i)	V_{IN} (WE) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(i) V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	1	0.4	μA
93 to 100	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	V_{IN} (WE) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(i) V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	-	-0.4	μA
101	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1}	<u>-</u>	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	4.5 -	0.5	V
102	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	13.5	1.5	V

PAGE 22

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

Na	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
103	Threshold Voltage N-Channel	V _{THN}	_	4(j)	WE Inputs at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
104	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Clock 'A'Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.0	V
105 to 116	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(1)	I_{IN} (Under Test) = -100μ A V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-3-4-6-7-9-10-12-13-14-15) (Pins C 1-2-4-5-7-9-11-12-15-16-17-19)	-	-2.0	V
117 to 128	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(m)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30kΩ (Pins D/F 1-2-3-4-6-7-9-10-12-13-14-15) (Pins C 1-2-4-5-7-9-11-12-15-16-17-19)	3.0	ū	V

PAGE 23

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

	OLIADA OTERIOTIO	OVA APOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINDT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
129 to 140	Input Capacitance	C _{IN}	3012	4(n)	V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0Vdc Notes 7 and 8 (Pins D/F 1-2-3-4-6-7-9-10- 12-13-14-15) (Pins C 1-2-4-5-7-9-11-12- 15-16-17-19)	-	7.5	pF
141 to 142	Propagation Delay Low to High (Clock to Output Q16)	tpLH	3003	4(0)	$\begin{aligned} &V_{IN} \text{ (Clock)} = \text{Pulse} \\ &\text{Generator} \\ &V_{IL} = 0\text{Vdc}, \ V_{IH} = 5\text{Vdc} \\ &V_{DD} = 5\text{Vdc}, \ V_{SS} = 0\text{Vdc} \\ &\text{Notes 9 and 10} \\ &\frac{\text{Pins D/F}}{4 \text{ to } 1} &\frac{\text{Pins C}}{5 \text{ to } 1} \\ &12 \text{ to } 15 &15 \text{ to } 19 \end{aligned}$	-	400	ns
143 to 144	Propagation Delay High to Low (Clock to Output Q16)	t _{РНL}	3003	4(0)	$\begin{aligned} &V_{IN} \text{ (Clock)} = \text{Pulse} \\ &\text{Generator} \\ &V_{IL} = 0\text{Vdc}, \ V_{IH} = 5\text{Vdc} \\ &V_{DD} = 5\text{Vdc}, \ V_{SS} = 0\text{Vdc} \\ &\text{Notes 9 and 10} \\ &\frac{\text{Pins D/F}}{4 \text{ to } 1} &\frac{\text{Pins C}}{5 \text{ to } 1} \\ &12 \text{ to } 15 &15 \text{ to } 19 \end{aligned}$	-	400	ns
145 to 146	Propagation Delay Low Output to High Impedance (WE to Output Q32)	t _{PLZ}	3003	4(p)	$\begin{array}{c} V_{IN} \text{ (WE) = Pulse Generator} \\ V_{IN} \text{ (Data) = 0Vdc} \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Notes 9 \text{ and } 10 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 3 \text{ to } 6 \qquad 4 \text{ to } 7 \\ 13 \text{ to } 10 \qquad 16 \text{ to } 12 \\ \end{array}$	-	150	ns
147 to 148	Propagation Delay High Impedance to Low Output (WE to Output Q32)	^t PZL	3003	4(p)	$\begin{array}{c} V_{IN} \text{ (WE) = Pulse Generator} \\ V_{IN} \text{ (Data) = 0Vdc} \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Notes 9 \text{ and } 10 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 3 \text{ to } 6 \qquad 4 \text{ to } 7 \\ 13 \text{ to } 10 \qquad 16 \text{ to } 12 \\ \end{array}$	_	150	ns
149 to 150	Propagation Delay High Output to High Impedance (WE to Output Q32)	₹PHZ	3003	4(p)	$\begin{array}{c} V_{IN} \text{ (WE) = Pulse Generator} \\ V_{IN} \text{ (Data) = 5Vdc} \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Notes 9 \text{ and } 10 \\ \underline{Pins D/F} \qquad \underline{Pins C} \\ 3 \text{ to } 6 \qquad 4 \text{ to } 7 \\ 13 \text{ to } 10 \qquad 16 \text{ to } 12 \\ \end{array}$	-	150	ns



PAGE 24

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

Na	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SAMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
151 to 152	Propagation Delay High Impedance to High Output (WE to Output Q32)	t _{РН} Z	3003	4(p)	V_{IN} (WE) = Pulse Generator V_{IN} (Data) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 9 and 10 $\frac{\text{Pins D/F}}{3 \text{ to } 6}$ $\frac{\text{Pins C}}{4 \text{ to } 7}$ 13 to 10 16 to 12	1	150	ns
153 to 154	Transition Time Low to High	tтLH	3004	4(0)	V_{IN} (Clock) = Pulse Generator V_{IL} = 0Vdc, V_{IH} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 9 and 10 (Pins D/F 1-15) (Pins C 1-19)	-	200	ns
155 to 156	Transition Time High to Low	t _{THL}	3004	4(0)	V_{IN} (Clock) = Pulse Generator V_{IL} = 0Vdc, V_{IH} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 9 and 10 (Pins D/F 1-15) (Pins C 1-19)	-	200	ns
157 to 158	Maximum Clock Frequency	f _(CL)	-	4(0)	Clock = Pulse Generator V _{DD} = 5Vdc, V _{SS} = 0Vdc Notes 9 and 11 (Pins D/F 4-12) (Pins C 5-15)	3.0	-	MHz

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$ $V_{OL} \le 0.5 Vdc$

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Test Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. The measurement includes the input currents I_{IL} and I_{IH}.
- 6. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 7. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 8. For measurement of OUT/IN pins, WE Input = 5Vdc.
- 9. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 10. Before commencement of test, load all stages with low or high in accordance with Test Table 4(a) and measure propagation time at change.
- 11. A pulse, having the following conditions, shall be applied to the clock input: $V_p = 0$ Vdc to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



PAGE 25

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	1	-
3 to 24	Quiescent Current	l _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	30	Αц
25 to 30	Input Current Low Level	lμ	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-7-9-12-13) (Pins C 4-5-9-11-15-16)	-	 100	nA
31 to 36	Input Current High Level	ΊΗ	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-7-9-12-13) (Pins C 4-5-9-11-15-16)	-	100	nA
37 to 44	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	-	0.05	V
45 to 52	Output Voltage High Level	V _{ОН}	3006	4(f)	V_{IN} (Data) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(f) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	14.95	-	V



PAGE 26

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
53 to 60	Output Drive Current N-Channel	l _{OL1}	-	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(e) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	0.36	-	mA
61 to 68	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V _{IN} (Data) = 0Vdc Clock = Pulse Generator V _{IN} (All Other Inputs) = See Table of Figure 4(e) V _{OUT} = 1.5Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	2.4	-	mA
69 to 76	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{\rm IN}$ (Data) = 5Vdc Clock = Pulse Generator $V_{\rm IN}$ (All Other Inputs) = See Table of Figure 4(f) $V_{\rm OUT}$ = 4.6Vdc $V_{\rm DD}$ = 5Vdc, $V_{\rm SS}$ = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	-0.36	-	mA
77 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Data) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(f) V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	-2.4	-	mA



PAGE 27

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

No	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
85 to 92	Output Leakage Current Third State (1)	loz1	-	4(i)	V_{IN} (WE) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(i) V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	•	12	Дц
93 to 100	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	V_{IN} (WE) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(i) V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	-	-12	μА
101	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	4.5 -	0.5	V
102	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	13.5	1.5	V

PAGE 28

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHANACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
103	Threshold Voltage N-Channel	V _{THN}	-	4(j)	WE Inputs at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
104	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Clock 'A' Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.3	3.5	V



PAGE 29

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

			TEST		TEST CONDITIONS	LIM	ITS	
No.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	TEST FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	•	•	·
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-		-
3 to 24	Quiescent Current	I _{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μA
25 to 30	Input Current Low Level	I _{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (All Other Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-7-9-12-13) (Pins C 4-5-9-11-15-16)	-	-50	nA
31 to 36	Input Current High Level	Ιн	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 3-4-7-9-12-13) (Pins C 4-5-9-11-15-16)	-	50	nA
37 to 44	Output Voltage Low Level	V _{OL}	3007	4(e)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	-	0.05	V
45 to 52	Output Voltage High Level	V _{ОН}	3006	4(f)	V_{IN} (Data) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(f) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	14.95	-	V



PAGE 30

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Olvil
53 to 60	Output Drive Current N-Channel	lOL1	-	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(e) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	0.64	-	mA
61 to 68	Output Drive Current N-Channel	I _{OL2}	-	4(g)	V_{IN} (Data) = 0Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(e) V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	4.2	-	mA
69 to 76	Output Drive Current P-Channel	I _{OH1}	-	4(h)	V_{IN} (Data) = 5Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(f) V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	-0.64	•	mA
77 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	V_{IN} (Data) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(f) V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pins D/F 1-2-5-6-10-11- 14-15) (Pins C 1-2-6-7-12-14-17- 19)	-4.2	-	mA



PAGE 31

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

	OLIA DA OTEDIOTIO	0)4501	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	LINUT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
85 to 92	Output Leakage Current Third State (1)	loz1	-	4(i)	V_{IN} (WE) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(i) V_{OUT} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	-	0.4	μA
93 to 100	Output Leakage Current Third State (2)	l _{OZ2}	-	4(i)	V_{IN} (WE) = 15Vdc Clock = Pulse Generator V_{IN} (All Other Inputs) = See Table of Figure 4(i) V_{OUT} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 5 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	-	-0.4	μА
101	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	V_{IL} = 1.5Vdc V_{IH} = 3.5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	4.5 -	0.5	٧
102	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V_{IL} = 4Vdc V_{IH} = 11Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 6 (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	13.5	1.5	V

PAGE 32

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No		CVMDOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
103	Threshold Voltage N-Channel	V _{THN}	-	4(j)	WE Inputs at Ground All Other Inputs: V _{IN} = 5Vdc V _{DD} = 5Vdc, I _{SS} = -10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
104	Threshold Voltage P-Channel	V _{THP}	-	4(k)	Clock 'A' Input at Ground All Other Inputs: V _{IN} = -5Vdc V _{SS} = -5Vdc, I _{DD} = 10µA (Pin D/F 16) (Pin C 20)	0.7	3.5	٧



PAGE 33

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL AND NOISE IMMUNITY TEST TABLE

PATTERN	TEST					1014/		I NU	MBE	RS						D.C	. SL	PPLY
No.	No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		16
1		0	0	1	0		0	0	0	0		0	1	0	0	0		V_{DD}
2		0	0	1	1		0	0	0	0		1	1	0	0			- [
3		0	0	1	0		0	0	0	0		0	1	0	0			
4		0	0	1	1		0	0	0	0		1	1	0	0	l		
5		0	0	1	0		0	0	0	0		0	1	0	0	Ì		
6		0	0	1	1		0	0	0	0		1	1	0	0			
7		0	0	1	0		0	0	0	0		0	1	0	0			İ
8		0	0	1	1		0	0	0	0		1	1	0	0			
9		1	1	1	0		1	1	1	1		0	1	1	1	1		
10		1	1	1	1		1	1	1	1		1	1	1	1			
11		1	1	1	0		1	1	1	1		0	1	1.	1			1
12		1	1	1	, 1		1	1	1	1		1	-1	1	1			
13		1	1	1	0		1	1	1	1		0	1	1	1			
14		1	1	1	1		1	1	1	1		1	1	1	1			
15		1	1	1	0		1	1	1	1		0	1	1	1			
16		1	1	1	1		1	1	1	1		1	1	1	1			
17		0	0	1	0		0	0	0	0		0	1	0	0			
18		0	0	1	1		0	0	0	0		1	1	0	0			
19		0	0	1	0		0	0	0	0		0	1	0	0			
20		0	0	1	1		0	0	0	0		1	1	0	0			1
21		1	1	1	0		1	1	1	1		0	1	1	1			
22		1	1	1	1		1	1	1	1		1	1	1	1			
23		1	1	1	0		1	1	1	1		0	1	1	1			
24		1	1	1	1		1	1	1	1		1	1	1	1	1] '
25		0	0	1	0		0	0	0	0		0	1	0	0			
26		0	0	1	1		0	0	0	0		1	1	0	0			
27		1	1	1	0		1	1	1	1		0	1	1	1			
28	1	1	1	1	1		1	1	1	1		1	1	1	1			1
29		0	0	1	0		0	0	0	0		0	1	0	0			
30		0	0	1	1		0	0	0	0		1	1	0	0			,
31		1	1	1	0		1	1	1	1		0	1	1	1			
32	[1	1	1	1		1	1	1	1		1	1	1	1			
33				0	1			0	0			1	0					
34	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
35		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
36	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	 		
37		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
38	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0			-
39		0	0	0	1	0	0	0	0	0	0	1	0	0	0]]		
40	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
41		1	1	0	1	1	1	0	0	1	1	1	0	1	1			
42	5	1	1	0	0	1	1	0	0	1	1	0	0	1	1			
43		1	1	0	1	1	1	0	0	1	1	1	0	1	1			}-
44	6	1	1	0	0	1	1	0	0	1	1	0	0	1	1			
45		1	1	0	1	1	1	0	0	1	1	1	0	1	1	\	1	Ψ

NOTES: See Page 36.



PAGE 34

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL AND NOISE IMMUNITY TEST TABLE (CONTINUED)

PATTERN	TEST					NIND		NU	MBE	RS						D.C		JPPLY
No.	No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		16
46	7	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0		V_{DD}
47		1	1	0	1	1	1	0	0	1	1	1	0	1	1	- 1		Ī
48	8	1	1	0	0	1	1	0	0	1	· 1	0	0	1	1			
49		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
50	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
51		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
52	10	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
53		1	1	0	1	1	1	0	0	1	1	1	0	1	1			
54	11	1	1	0	0	1	1	0	0	1	1	0	0	1	1			
55		1	1	0	1	1	1	0	0	1	1	1	0	1	1			
56	12	1	1	0	0	1	1	0	0	1	1	0	0	1.	1	ì		
57		0	0	0	1	0	0	0	0	0	0	1	-0	0	0			
58	13	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
59	14	1	1	0	1	1	1	0	0	1	1	1	0	1	1			- 1
60	15	1	1	0	0	1	1	0	0	1	1	0	0	1	1			- [
61		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
62	16	0	0	0	0	0	0	0	0	0	0	0	0	0	0			-
63		1	1	0	1	1	1	0	0	1	1	1	0	1	1			
64	17	1	1	0	0	1	1	0	0	1	1	0	0	1	1			
65	1	0	0	0	1	0	0	0	0	0	0	1	0	0	0			Ì
66		0	0	0	0	0	0	0	0	0	0	0	0	0	0			- [
67		0	0	0	1	0	0	0	0	0	0	1	0	0	0]
68		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
69		0	0	0	1	0	0	0	0	0	0	1	0	0	0	1		
70		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
71		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
72		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
73		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
74		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
75	ļ	0	0	0	1	0	0	0	0	0	0	1	0	0	0			
76		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
77		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
78		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
79		0	0	0	1	0	0	0	0	0	0	1	0	0	0			-
80		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
81	1	0	0	0	1	0	0	0	0	0	0	1	0	0	0			-
82		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
83		0	0	0	1	0	0	0	0	0	0	1	0	0	0			-
84		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
85		0	1	0	0	1	1	0	0	1	1	0	0	1	0			
86		0	1	0	1	1	1	0	0	1	1	1	0	.1	0			Ì
87	18	0	1	0	0	1	1	0	0	1	1	0	0	1	0			
88		0	1	0	1	1	1	0	0	1	1	1	0	1	0]_
89	19	0	1	0	0	1	1	0	0	1	1	0	0	1	0		,	
90	J	0	0	0	1_	0	0	0	0	0	0	1	0	0	0	<u>\</u>		<u> </u>

NOTES: See Page 36.



PAGE 35

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL AND NOISE IMMUNITY TEST TABLE (CONTINUED)

PATTERN	TEST							NUI							יוו דיונ			PPLY
No.	No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		16
91	20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		V_{DD}
92		o	1	0	1	1	1	0	0	1	1	1	0	1	0	1		ĭ
93	21	0	1	0	0	1	1	0	0	1	- 1	0	0	1	0			
94		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
95	22	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
96		0	1	0	1	1	1	0	0	1	1	1	0	1	0			
97		0	1	0	0	1	1	0	0	1	1	0	0	1	0			
98		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
99		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
100		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
101		0	0	0	0	0	0	0	0	.0	0	0	0	Q	0	1		
102		0	0	0	1	0	0	0	0	0	0	1	-0	0	0			
103		0	0	0	0	0	0	0	0	0	0	0	0	0	0			-
104		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
105		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
106		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
107		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
108		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
109	ĺ	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
110		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
111		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
112		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
113		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
114		0	0	0	1	0	0	0	0	0	0	1	0	0	0			
115		0	0	0	0	0	0	0	0	0	0	0	0	0	0			
116		0	0	0	1	0	0	0	0	0	0	1	0	0	0			1
117		0	1	0	0	1	0	0	0	0	1	0	0	1	0			
118	00	0	1	0	1	1	0	0	0	0	1	1	0	1	0			
119	23	0	1	0	0	1	0	0	0	0	1	0	0	1	0			
120	04	0	1	0	1	1	0	0	0	0	1	1	0	1	0	1		1
121 122	24	0	1 0	0	0	1 0	0	0	0	0	1 0	0 1	0	1 0	0			
123	25	0	0	0	ι 0		0		0	0	0	0		0				
123	40	0	1	0	0 1	0 1	0	0	0	0		1	0	1	0 0			
125	26	0	1	0	0	1	0	0	0	0	1 1	0	0	1	0			
126	20	0	0	0	1	0	0	0	0	0	0	1	0	0	0			
127	27	o	0	0	Ó	0	0	0	0	0	0	0	0	0	0	1		
128	"	0	1	0	1	1	0	0	0	0	1	1	0	1	0			
129	1	0	1	0	0	1	0	0	0	0	1	0	0	1	0			- [
130		o	Ö	0	1	0	0	0	0	0	0	1	0	Ö	0			
131	Į.	ő	0	0	Ö	0	0	0	0	0	0	Ö	0	0	0			
132		O O	0	0	1	0	0	0	0	0	0	1	0	0	0			1
133	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	 		-
134	1	ő	0	0	1	0	0	0	0	0	0	1	0	0	0			
135		o	0	0	0	0	0	0	0	0	0	0	0	0	0	↓	,	₩

NOTES: See Page 36.

PAGE 36

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL AND NOISE IMMUNITY TEST TABLE (CONTINUED)

PATTERN	TEST						PIN	I NU	MBE	RS	-					D.C.	SUPPLY
No.	No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
136		0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	V_{DD}
137		0	0	0	0	0	0	0	0	0	0	0	0	0	0		1
138		0	0	0	1	0	0	0	0	0	0	1	0	0	0		
139		0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ì	Ì
140		0	0	0	1	0	0	0	0	0	0	1	0	0	0		-
141		0	0	0	0	0	0	0	0	0	0	0	0	0	0]
142		0	0	0	1	0	0	0	0	0	0	1	0	0	0		İ
143		0	0	0	0	0	0	0	0	0	0	0	0	0	0		
144		0	0	0	1	0	0	0	0	0	0	1	0	0	0		1
145		0	0	0	0	0	0	0	0	0	0	0	0	0	0		
146		0	0	0	1	0	0	0	0	0	0	1	0	0:	0		İ
147	•	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
148		0	0	0	1	0	0	0	0	0	0	1	0	0	0		Ì
149		0	0	0	0	1	0	0	0	0	1	0	0	0	0		
150		0	0	0	1	1	0	0	0	0	1	1	0	0	0		
151	28	0	0	0	0	1	0	0	0	0	1	0	0	0	0		ļ
152		0	0	0	1	1	0	0	0	0	1	1	0	0	0		
153	29	0	0	0	0	1	0	0	0	0	1	0	0	0	0		
154		0	0	0	1	0	0	0	0	0	0	1	0	0	0		
155	30	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
156		0	0	0	1	1	0	0	0	0	1	1	0	0	0		
157	31	0	0	0	0	1	0	0	0	0	1	0	0	0	0		
158	Į	0	0	0	1	0	0	0	0	0	0	1	0	0	0		
159	32	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
160		0	0	0	1	1	0	0	0	0	1	1	0	0	0		
161	33	0	0	0	0	1	0	0	0	0	1	0	0	0	0		y

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an appendix.
- 2. Q16, Q32 and Q48 can be either inputs or outputs depending on WE. They are used as drivers (input) for time slots 1 to 32 and outputs from then on.
- 3. Outputs change on the positive clock transition. Outputs need only be tested while the clock input is high (second half of each time slot). Testing starts on time slot 34.
- 4. Logic Level Definitions:

TEST	V _{IN}	(V)
1231	"0"	"1"
V _{NL} - V _{NH} at 5V	1.5	3.5
V _{NL} - V _{NH} at 15V	4.0	11
Functional Test	V _{SS}	V_{DD}

PAGE 37

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

TIME				110	0112				RS.	. 00	, (i tL		ESI	IAL		SUPPLY
	1	2	3	4	5					11	12	13	14	15	İ	
TIME SLOT 1 2 3 4 5 156 157 158 159 160 161 162 163 164	0 0	0 0	3 0 0 0 0 0 0 0 0 0 0	4 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0	0 0	0 0	7 0 0 1 1 0 0 1 1 1 0 0 0	9 0 0 1 1 0 0 1 1 1 0 0 0 1 0 0	10 0 0	0 0	12 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0	13 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	D.C. 8	SUPPLY 16 V _{DD}
165 166 167 168 169 170 261 262 263 264 265 266 267 268 414 415 416	1 0 1	1 0 1	1 1 0 0 0 0 0 0 0 0 0 0 0	0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 0 1	1 0 1	1 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0	1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1	1 0 1	1 0 1	0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 1	1 0 1		
417 418 419 420 421 717 718 719 720 721 722 723 724 870			000000000000000000000000000000000000000	0 1 0 1 0 1 0 1 0 1 0 1 0			0 0 0 0 0 0 1 1 0 0 1 1	0 0 1 1 0 0 1 1 0 0 1 1 1			0 1 0 1 0 1 0 1 0 1 0 1	000000000000000000000000000000000000000				

NOTES: See Page 38.



PAGE 38

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE (CONTINUED)

NOTES

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an appendix.
- 2. Q16, Q32, Q48 and Q64 should only be connected to drivers during time slots 163 to 167. Disconnect before proceeding with time slots 168 to 870.
- 3. Logic Level Definitions: $0 = V_{IL} = V_{SS}$, $1 = V_{IH} = V_{DD}$.
- 4(a) Repeat steps 1 to 5, 31 times.
 - (b) Repeat steps 168 to 170, 31 times.
 - (c) Repeat steps 264 to 268, 30 times.
 - (d) Repeat steps 417 to 421, 60 times.
 - (e) Repeat steps 720 to 724, 30 times.
- 5. Tests to be performed at the following steps: 159, 160, 161, 162, 164, 165, 166, 167, 260, 261, 262, 263, 413, 414, 415, 416, 716, 717, 718, 719, 869 and 870.

FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 39

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE




NOTES

- Logic Level Definitions: 0 = V_{SS}, 1 = V_{DD}.
- 2. Test pattern sequence to be repeated 64 times before measurements are performed.
- 3. Each output to be tested separately.

PATTERN						PII	1 1	ΝU	MBI	ERS	3				D.C.	SUPPLY
No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1			0	0			0	0			0	0				
2			0	1			0	0			1	0			\ \	*

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



- 1. Logic Level Definitions: $0 = V_{SS}$, $1 = V_{DD}$.
- 2. Test pattern sequence to be repeated 64 times before measurements are performed.
- 3. Each output to be tested separately.


PATTERN						ΡI	N I	VU	MBI	ERS	3				D.C.	SUPPLY
No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16
1			0	0			1	1			0	0				
2			0	1			1	1	_		1_	0			∳	₩ '

PAGE 40

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



NOTES

1. Each output to be tested separately.

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES


1. Each output to be tested separately.

PAGE 41

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE



IOZ1 TEST TABLE

PATTERN						ΡI	ΝI	VU	MB	ERS	3				D.C.	SUP	PLY
No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8	16	3
1				0			0	0			0						
2				0			0	0			0				1 1		l
3				1			0	0			1				∀	1	1

IOZ2 TEST TABLE

PATTERN						PI	l N	VU	MB	ERS	3				D.C	. S	UPP	LY
No.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	8		16	
1				0			0	0			0							
2				0			1	1			0							
3				1			1	1			1_				₩	′		·

- 1. Logic Level Definitions: 0 = V_{SS}, 1 = V_{DD}.
- 2. Test pattern sequence to be repeated 64 times before measurements are performed.
- 3. Each output to be tested separately.

PAGE 42

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL





FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL




PAGE 43

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)




NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(n) - INPUT CAPACITANCE




- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.

PAGE 44


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(0) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 20$ ns, f = 500kHz.




PAGE 45


ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY WRITE ENABLE TO OUTPUT



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, $t_f = 500$ kHz.



PAGE 46

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 24	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	nA
53 to 60	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	%
69 to 76	Output Drive Current P-Channel	l _{OH1}	As per Table 2	As per Table 2	± 15 (1)	%
85 to 92	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	nA
93 to 100	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	nA
103	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
104	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	٧

^{1.} Percentage of limit value if voltage is the measurement function.



PAGE 47

ISSUE 2

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+125 (+0-5)	°C
2	Outputs - (Pins D/F 5-11) (Pins C 6-14)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-6-7-10-14-15) (Pins C 1-2-7-9-12-17-19)	V _{IN}	Ground	Vdc
4	Inputs - (Pins D/F 3-4-9-12-13) (Pins C 4-5-11-15-16)	V _{IN}	V_{DD}	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+125 (+0-5)	°C
2	Outputs - (Pins D/F 5-11) (Pins C 6-14)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-3-6-7-10-13-14-15) (Pins C 1-2-4-7-9-12-16-17-19)	V _{IN}	V_{DD}	Vdc
4	Inputs - (Pins D/F 3-4-9-12-13) (Pins C 4-5-11-15-16)	V _{IN}	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

^{1.} Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

PAGE 48

ISSUE 2

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 1-2-5-6-10-11-14-15) (Pins C 1-2-6-7-12-14-17-19)	V _{OUT}	V _{DD/2}	Vdc
3	Inputs - (Pins D/F 4-12) (Pins C 5-15)	V _{IN}	V _{GEN1}	Vac
4	Inputs - (Pins D/F 7-9) (Pins C 9-11)	V _{IN}	V_{GEN2}	Vac
5	Inputs - (Pins D/F 3-13) (Pins C 4-16)	V _{IN}	Ground	Vdc
6	Pulse Voltage	V _{GEN}	0V tọ V _{DD}	Vac
7	Pulse Frequency Square Wave	f GEN1 GEN2	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V_{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc


^{1.} Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



PAGE 49


ISSUE 2

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



1. Pin numbers in parenthesis are for the chip carrier package.


FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



PAGE 50

ISSUE 2

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 51

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22±3 °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

PAGE 52

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	CHANGE LIMITS			UNIT
140.	ONALIAOTE: NOTICE	OTIVIDOL	TEST METHOD	TEOT GONE MICHO	(Δ)	MIN		
1	Functional Test	4	As per Table 2	As per Table 2	-	-	-	-
3 to 24	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	± 150	ı	-	nA
25 to 30	Input Current Low Level	lμ	As per Table 2	As per Table 2	-		-50	nA
31 to 36	Input Current High Level	lін	As per Table 2	As per Table 2	-	•	50	nA
37 to 44	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	- -	1	0.05	V
45 to 52	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
53 to 60	Output Drive Current N-Channel	l _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
61 to 68	Output Drive Current N-Channel	l _{OL2}	As per Table 2	As per Table 2	±15 (1)		-	%
69 to 76	Output Drive Current P-Channel	10н1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
77 to 84	Output Drive Current P-Channel	I _{OH2}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
85 to 92	Output Leakage Current Third State (1)	l _{OZ1}	As per Table 2	As per Table 2	±60	-	-	nA
93 to 100	Output Leakage Current Third State (2)	l _{OZ2}	As per Table 2	As per Table 2	± 60	-		nA

NOTES

1. Percentage of limit value if voltage is the measurement function.



PAGE 53

ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)			UNIT
						MIN	MAX	CIVIT
101	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			-	•	0.5	
103	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	1	-	٧
104	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	-	-	٧



PAGE 54

ISSUE 2

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.