

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT ARITHMETIC LOGIC UNIT, BASED ON TYPE 40181B

ESCC Detail Specification No. 9202/068

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 45

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 4-BIT ARITHMETIC LOGIC UNIT, BASED ON TYPE 40181B

ESA/SCC Detail Specification No. 9202/068



# space components coordination group

		Appr	Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 1	March 1993	Tomomens	- falled		
Revision 'A'	July 1994	To Momen's	I. lock		
Revision 'B'	April 2001	\$a_mitt	Alom		



Rev. 'B'

PAGE 2

ISSUE 1

# **DOCUMENTATION CHANGE NOTICE**

DOCUMENTATION CHANGE NOTICE				
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.	
'A'	July '94	Cover Page DCN P6. Table 1(a) : Lead Material and/or Finish amended P16. Para. 4.3.2 : Weights amended Para. 4.4.2 : Lead Finish, Types amended	None None 221049 23539 221049	
'B'	Apr. '01	P1. Cover Page : Page count increased by 1 P2. DCN P4. T of C : Appendices entry amended P5. Para. 1.3 : New sentence added P6. Table 1(a) : Variants 08 and 09 added Table 1(b) : No. 8, Maximum temperature amended P9. Figure 2(c) : In the drawing, Pin No. 28 location corrected P10. Notes to Figures : Title amended P10A. Figure 2(d) : New page added P11. Figure 3(a) : Left-hand drawing Title amended P16. Para. 4.3.2 : SO package added to the text Para. 4.4.2 : SO package added to the text Para. 4.5.2 : SO package added to the text Para. 4.5.4 : SO package added to the text Para. 4.5.6 : Last sentence deleted, new text added P45. Appendix 'A' : Appendix added	221602 None 221602 221562 221562 221562 221562 221562 221562 221562 221562 221602 221602	



PAGE 3

ISSUE 1

# **TABLE OF CONTENTS**

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	15
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	15
4.	REQUIREMENTS	15
4.1	General	15
4.2	Deviations from Generic Specification	15
4.2.1	Deviations from Special In-process Controls	15
4.2.2	Deviations from Final Production Tests	15
4.2.3	Deviations from Burn-in Tests	15
4.2.4	Deviations from Qualification, Environmental and Endurance Tests	15
4.2.5	Deviations from Lot Acceptance Tests	16
4.3	Mechanical Requirements	16
4.3.1	Dimension Check	16
4.3.2	Weight	16
4.4	Materials and Finishes	16
4.4.1	Case	16
4.4.2	Lead Material and Finish	16
4.5	Marking	16
4.5.1	General	16
4.5.2	Lead Identification	16
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.6	Electrical Measurements	17
4.6.1	Electrical Measurements at Room Temperature	17
4.6.2	Electrical Measurements at High and Low Temperatures	17
4.6.3	Circuits for Electrical Measurements	17
4.7	Burn-in Tests	17
4.7.1	Parameter Drift Values	17
4.7.2	Conditions for H.T.R.B. and Power Burn-in	17
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	17
4.8	Environmental and Endurance Tests	43
4.8.1	Electrical Measurements on Completion of Environmental Tests	43
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	43
4.8.3	Electrical Measurements on Completion of Endurance Tests	43
4.8.4	Conditions for Operating Life Test	43
4.8.5	Electrical Circuits for Operating Life Tests	43
4.8.6	Conditions for High Temperature Storage Test	43



Rev. 'B'

PAGE 4 ISSUE 1

TABLE		<u>Page</u>
IADLE	<u>2</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. parameters	18
	Electrical Measurements at Room Temperature, a.c. parameters	21
3(a)	Electrical Measurements at High Temperature	24
<b>3</b> (b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	38
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Conditions for Power Burn-in and Operating Life Tests	40
6	Electrical Measurements on Completion of Environmental Tests and	44
	at Intermediate Points and on Completion of Endurance Testing	
FIGUR	<u>ES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	11
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
3(e)	Input Protection Network	14
4	Circuits for Electrical Measurements	30
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	41
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	41
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	42
<u>APPEN</u>	DICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	45



Rev. 'B'

ISSUE -

5

PAGE

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 4-Bit Arithmetic Logic Unit, having fully buffered outputs, based on Type 40181B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

#### 1.7 TRUTH TABLE

As per Figure 3(b).

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

#### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



Rev. 'B'

PAGE 6 ISSUE 1

#### **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

#### **TABLE 1(b) - MAXIMUM RATINGS**

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	$V_{\mathrm{DD}}$	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± l <sub>IN</sub>	10	mA	-
4	D.C. Output Current	± lo	10	mA	Note 3
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to + 125	°C	-
8	Storage Temperature T <sub>st</sub>		65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

#### **NOTES**

- 1. Device is functional from + 3V to + 15V with reference to V<sub>SS</sub>.
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE 7

ISSUE 1

# FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 24-PIN




SYMBOL	MILLIMETRES		NOTES
STINIBUL	MIN	MAX	NOTES
Α	10.70	11.30	
В	15.30	15.70	
С	1.45	1.90	
D	0.23	0.30	
E	13.84	14.10	
F	1.22	1.32	4
G	0.45	0.55	3
Н	7.25	8.25	
L	25.00	28.00	
N	7.00	TYPICAL	
Q	0.45	0.55	2



PAGE 8

## FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 24-PIN



NO.	TE 1
-----	------

SYMBOL.	MILLIMETRES		NOTES
STMBUL.	MIN	MAX	NOTES
А	1.931	2.387	
a <sub>1</sub>	1.016	1.524	2
$a_2$	0.274	0.340	
В	1.274	TYPICAL	3
b <sub>1</sub>	0.407	0.507	3
b <sub>2</sub>	0.229	0.304	3
С	2.205	2.727	
D	30.176	30.784	
E	14.986	15.494	
е	2.413	2.667	4
$e_3$	27.813	28.067	
F	14.859	15.367	
L	3.000	3.800	
K	12.600	13.000	
k <sub>1</sub>	12.600	13.000	




Rev. 'B'

PAGE 9 ISSUE 1

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 28-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVILIACIONS	MIN	MAX	NOTES
A A1 B C C <sub>1</sub>	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D' D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2 f, g	7.21 1.27 7.62	7.52 TYPICAL TYPICAL 0.76	4
h, h1 j, j1	1.01 0.51	TYPICAL TYPICAL	6 5



Rev. 'B'

PAGE 10

ISSUE 1

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

1. Index area; a notch, letter, metallised tab or dot shall be located adjacent to Pin 1 or 2 and shall be within the shaded area shown.

For chip carrier packages the index shall be as defined in Figure 2(c).

For SO packages, a dot shall also be located adjacent to Pin 1 on the bottom of the package.

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.

4. 24 pin packages : 22 spaces 28 terminal packages : 16 spaces

- 5. Index corner only.
- 6. Three non-index corners.




Rev. 'B'

PAGE 10A

ISSUE 1

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





Rev. 'B'


PAGE 11

ISSUE 1

#### FIGURE 3(a) - PIN ASSIGNMENT

#### **DUAL-IN-LINE, SO AND FLAT PACKAGES**

#### CHIP CARRIER PACKAGE



#### FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 CHIP CARRIER PIN OUTS 1 2 3 5 6 7 8 9 10 12 13 14 15 16 17 19 20 21 22 23 24 26 27 28



PAGE 12

ISSUE 1

#### FIGURE 3(b) - TRUTH TABLE

	FUNCTION			INPUTS/OUTPUTS ACTIVE LOW		INPUTS/OUTPUTS ACTIVE HIGH	
	SELECT			LOGIC ARITHMETIC (1)		LOGIC	ARITHMETIC (1)
S3	S2	S1	S0	FUNCTION (M = H)	FUNCTION $(M = L, C_n = L)$	FUNCTION (M = H)	FUNCTION $(M = L, \overline{C}_n = H)$
L	L	L	L	Ā	A minus 1	Á	Α
L	L	L	Н	ĀB	AB minus 1	A+B	A+B
L	L	Н	L	Ā+B	AB minus 1	ĀB	A+B
] L	L	Н	н	Logic 1	minus 1	Logic 0	minus 1
L	н	L	L	A+B	A plus (A + B)	ĀB	A plus AB
L	Н	L	Н	В	AB plus $(A + \overline{B})$	B	(A + B) plus AB
L	н	н	L	A⊕ B	A minus B minus 1	А⊕В	A minus B minus 1
L	н	н	Н	A+B	A+B	Α̈́B	AB minus 1
Н	L.	L	L	ĀB	A plus (A+B)	Ā+B	A plus AB
Н	L	L	Н	А⊕В	A plus B	A⊕ B	A plus B
Н	L	Н	L	В	AB plus (A + B)	В	(A + B) plus AB
Н	L	н	Н	A+B	A+B	AB	AB minus 1
Н	Н	L	L	Logic 0	A plus A	Logic 1	A plus A
Н	Н	L	Н	Α <del>B</del>	AB plus A	A+B	(A+B) plus A
Н	Н	н	L	AB	AB plus A	A+B	(A + B) plus A
Н	Н	Н	Н	Α	Α	Α	A minus 1

#### MAGNITUDE COMPARISON

	ACTIVE-HIGH	DATA		ACTIVE-LOW	DATA
INPUT C <sub>n</sub>	OUTPUT C <sub>n</sub> + 4	MAGNITUDE	INPUT C <sub>n</sub>	MAGNITUDE	
Н	Н	A≤B	L	L	A≤B
L	н	A <b< td=""><td>н</td><td>L</td><td>A<b< td=""></b<></td></b<>	н	L	A <b< td=""></b<>
H	L	A>B	L	Н	A>B
L	L	A≥B	Н	Н	A≥B

#### **NOTES**


- 1. Expressed as two's complement. For arithmetic function with  $C_n$  in the opposite state, the resulting function is as shown, plus 1.
- 2. Logic Level Definitions: L = Low Level, H = High Level.



PAGE 13

ISSUE 1

#### FIGURE 3(c) - CIRCUIT SCHEMATIC



#### **NOTES**


1. Active-low data.




PAGE 14

ISSUE 1

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM



#### FIGURE 3(e) - INPUT PROTECTION NETWORK





PAGE 15

ISSUE 1

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> - Input Clamp Voltage

P<sub>DSO</sub> - Single Output Power Dissipation

CKT - Circuit.

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

#### 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

#### 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

#### 4.2.4 <u>Deviations from Qualification, Environmental and Endurance Tests (Chart IV)</u>

None.



Rev. 'B'

PAGE 16
ISSUE 1

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 4.25 grammes for the dual-in-line package, 1.55 grammes for the flat package, 1.1 grammes for the SO package and 0.79 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 17

ISSUE 1

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	92020	<u>)68Q1B</u>
Detail Specification Number		
Type Variant, as applicable		
Testing Level (B or C. as apr	propriate) ————————————————————————————————————	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)$  °C and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22 ±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 18

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIMIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	•	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 16	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	-	1.0	μА
17 to 30	Input Current Low Level	I <sub>IL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (All Other Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	•	- 50	nA
31 to 44	Input Current High Level	lı∺	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (All Other Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	-	50	nA
45 to 52	Output Voltage Low Level	V <sub>O</sub> L	-	4(e)	$V_{\text{IN}}$ (All Inputs) = See Table of Figure 4(e) $V_{\text{OUT}}$ = Open $V_{\text{DD}}$ = 15Vdc, $V_{\text{SS}}$ = 0Vdc (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	-	0.05	V
53 to 60	Output Voltage High Level	V <sub>OH</sub>	-	4(f)	$V_{IN}$ (All Inputs) = See Table of Figure 4(f) $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	14.95	-	V



PAGE 19

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	CHANACTENISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIII
61 to 68	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (All Inputs) = See Table of Figure 4(e) $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	0.51	-	mA
69 to 76	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	$V_{IN}$ (All Inputs) = See Table of Figure 4(e) $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	3.4	-	mA
77 to 84	Output Drive Current P-Channel	l <sub>OH1</sub>	-	4(h)	$V_{IN}$ (All Inputs) = See Table of Figure 4(f) $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	- 0.51	-	mA
85 to 92	Output Drive Current P-Channel	10н2	-	<b>4</b> (h)	$V_{IN}$ (All Inputs) = See Table of Figure 4(f) $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	-3.4	-	mA



PAGE 20

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
93	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(i)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 9-10-11-13-14-	4.5	-	V
93	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		4(1)	15-16-17) (Pins C 10-12-13-15-16- 17-19-20)	-	0.5	V
94	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	_	4(i)	$V_{IL}$ = 4.0Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 9-10-11-13-14-	13.5	-	V
34	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>		7(1)	15-16-17) (Pins C 10-12-13-15-16- 17-19-20)	ı	1.5	•
95	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	BO Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 12) (Pin C 14)	- 0.7	-3.0	V
96	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	BO Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>SS</sub> = 10μA (Pin D/F 24) (Pin C 28)	0.7	3.0	V
97 to 110	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(1)	$I_{\text{IN}}$ (Under Test) = $-100\mu\text{A}$ $V_{\text{DD}}$ = Open, $V_{\text{SS}}$ = 0Vdc All Other Pins Open (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	-	2.0	V
111 to 124	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(m)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30k $\Omega$ (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	3.0	-	V



PAGE 21

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
125 to 138	Input Capacitance	C <sub>IN</sub>	3012	4(n)	$V_{IN}$ (Not under Test) = 0Vdc $V_{DD} = V_{SS} = 0$ Vdc Note 6 (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	-	7.5	pF
139	Propagation Delay Low to High (B3 to F3)	t <sub>PLH1</sub>	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (B0, B1, B2, S0, S3, $\overline{C_n}$ ) = 5Vdc $V_{IN}$ (All A Inputs, S1, S2, M) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 $\overline{P_{INS}}$ $\overline{D/F}$ $\overline{P_{INS}}$ $\overline{C}$ 18 to 13 21 to 15	-	750	ns
140	Propagation Delay Low to High (B0 to A=B)	tpLH2	3003	4(0)	$\begin{aligned} & V_{IN} \text{ (Under Test) = Pulse} \\ & \text{Generator} \\ & V_{IN} \text{ (All A Inputs, B1, B2, B3, S1, S2, $\overline{C_n}$) = 5Vdc} \\ & V_{IN} \text{ (S0, S3, M) = 0Vdc} \\ & V_{DD} = 5\text{Vdc, V}_{SS} = 0\text{Vdc} \\ & \text{Note 7} \\ & \frac{\text{Pins D/F}}{1 \text{ to 14}} & \frac{\text{Pins C}}{1 \text{ to 16}} \end{aligned}$	-	750	ns
141	Propagation Delay Low to High (Cn to F3)	t <sub>PLH3</sub>	3003	4(0)	$\begin{aligned} & V_{IN} \; (Under \; Test) = Pulse \\ & Generator \\ & V_{IN} \; (All \; A \; Inputs, \; S0, \; S3) \\ & = 5 Vdc \\ & V_{IN} \; (All \; B \; Inputs, \; S1, \; S2, \; M) \\ & = 0 Vdc \\ & V_{DD} = 5 Vdc, \; V_{SS} = 0 Vdc \\ & Note \; 7 \\ & \frac{Pins \; D/F}{7 \; to \; 13}  \frac{Pins \; C}{8 \; to \; 15} \end{aligned}$	-	600	ns
142	Propagation Delay Low to High $(\overline{C}_n \text{ to } \overline{C}_n + 4)$	t <sub>PLH4</sub>	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (All A Inputs, S0, S3) = 5Vdc $V_{IN}$ (All B Inputs, S1, S2, M) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 Pins D/F Pins C 7 to 16 8 to 19		350	ns



PAGE 22

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OWN
143	Propagation Delay High to Low (B3 to F3)	<sup>t</sup> PHL1	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $\underline{V_{IN}}$ (B0, B1, B2, S0, S3, $\overline{C}_n$ ) = 5Vdc $V_{IN}$ (All A Inputs, S1, S2, M) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 $\underline{Pins\ D/F}$ $\underline{Pins\ C}$ 18 to 13 21 to 15	-	750	ns
144	Propagation Delay High to Low (B0 to A = B)	tPHL2	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (All A Inputs, B1, B2, B3, S1, S2, $\overline{C_n}$ ) = 5Vdc $V_{IN}$ (S0, S3, M) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 $\overline{P_{INS}}$ $\overline{D/F}$ $\overline{P_{INS}}$ $\overline{C}$ 1 to 16	•	750	ns
145	Propagation Delay High to Low (C <sub>n</sub> to F3)	tрні.3	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (All A Inputs, S0, S3) = 5Vdc $V_{IN}$ (All B Inputs, S1, S2, M) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 Pins D/F Pins C 7 to 13 8 to 15	-	600	ns
146	Propagation Delay High to Low (C <sub>n</sub> to C <sub>n</sub> + 4)	t <sub>PHL4</sub>	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IN}$ (All A Inputs, S0, S3) = 5Vdc $V_{IN}$ (All B Inputs, S1, S2, M) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 Pins D/F 7 to 16 8 to 19	-	350	ns



PAGE 23

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
147	Transition Time Low to High	<b>t</b> тсн1	3004	4(0)	$V_{IN}$ $(\overline{C}_n)$ = Pulse Generator $V_{IN}$ (All A Inputs, S0, S3) = 5Vdc $V_{IN}$ (All B Inputs, S1, S2, M) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 (Pin D/F 16) (Pin C 19)	-	150	ns
148	Transition Time High to Low	t <sub>THL1</sub>	3004	4(0)	$V_{IN}$ $(\overline{C}_n)$ = Pulse Generator $V_{IN}$ (All A Inputs, S0, S3) = 5Vdc $V_{IN}$ (All B Inputs, S1, S2, M) = 0Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 7 (Pin D/F 16) (Pin C 19)	-	150	ns

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).  $V_{OH} \ge V_{DD} 0.5 \text{Vdc}$   $V_{OL} \le 0.5 \text{Vdc}$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



PAGE 24

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STIVIDUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OWI
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 16	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 24) (Pin C 28)	<del>-</del>	30	Ац
17 to 30	Input Current Low Level	l <sub>iL</sub>	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (All Other Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	-	<b>– 100</b>	nA
31 to 44	Input Current High Level	ΊΗ	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (All Other Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	-	100	nA
45 to 52	Output Voltage Low Level	V <sub>O</sub> L	-	4(e)	$V_{IN}$ (All Inputs) = See Table of Figure 4(e) $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	-	0.05	V
53 to 60	Output Voltage High Level	V <sub>OH</sub>	-	4(f)	$V_{IN}$ (All Inputs) = See Table of Figure 4(f) $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	14.95	-	V



PAGE 25

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
100.	OTANAOTENIO 1103	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVII
61 to 68	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(g)	$V_{IN}$ (All Inputs) = See Table of Figure 4(e) $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	0.36	•	mA
69 to 76	Output Drive Current N-Channel	l <sub>OL2</sub>	-	4(g)	$V_{IN}$ (All Inputs) = See Table of Figure 4(e) $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	2.4	-	mA
77 to 84	Output Drive Current P-Channel	l <sub>OH1</sub>	-	4(h)	V <sub>IN</sub> (All Inputs) = See Table of Figure 4(f) V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	- 0.36	-	mA
85 to 92	Output Drive Current P-Channel	I <sub>ОН2</sub>	-	4(h)	$V_{IN}$ (All Inputs) = See Table of Figure 4(f) $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	- 2.4	-	mA

PAGE 26

ISSUE 1

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
93	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		<i>A(</i> i)	$V_{IL} = 1.5 \text{Vdc}$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{Vdc}$ , $V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 9-10-11-13-14-	4.5	-	V
90	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(i)	15-16-17) (Pins C 10-12-13-15-16- 17-19-20)		0.5	٧
94	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>		4(i)	$V_{IL}$ = 4.0Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 9-10-11-13-14-	13.5	-	V
94	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	•	4(1)	15-16-17) (Pins C 10-12-13-15-16- 17-19-20)	ı	1.5	v
95	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	BO Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 12) (Pin C 14)	- 0.3	- 3.5	<b>V</b>
96	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	$\overline{B0}$ Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{SS} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.3	3.5	V



PAGE 27

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STIVIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	7	-
3 to 16	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL} = 0 Vdc, V_{IH} = 15 Vdc$ $V_{DD} = 15 Vdc, V_{SS} = 0 Vdc$ Note 3 (Pin D/F 24) (Pin C 28)	-	1.0	Αц
17 to 30	Input Current Low Level	IιL	3009	4(c)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (All Other Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	-	<b>-</b> 50	nA
31 to 44	Input Current High Level	ин	3010	4(d)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (All Other Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-7-8-18-19-20-21-22-23) (Pins C 1-2-3-5-6-7-8-9-21-22-23-24-26-27)	ı	50	nA
45 to 52	Output Voltage Low Level	V <sub>O</sub> L	-	4(e)	$V_{IN}$ (All Inputs) = See Table of Figure 4(e) $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	-	0.05	V
53 to 60	Output Voltage High Level	V <sub>OH</sub>	-	4(f)	$V_{IN}$ (All Inputs) = See Table of Figure 4(f) $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	14.95	-	V



PAGE 28

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	evmpol	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	CHARACTERISTICS	STVIBUL	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT		
61 to 68	Output Drive Current N-Channel	lOL1	-	4(g)	$V_{IN}$ (All Inputs) = See Table of Figure 4(e) $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	0.64	-	mA
69 to 76	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	V <sub>IN</sub> (All Inputs) = See Table of Figure 4(e) V <sub>OUT</sub> = 1.5Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15- 16-17) (Pins C 10-12-13-15-16-17- 19-20)	4.2	-	mA
77 to 84	Output Drive Current P-Channel	l <sub>OH1</sub>	-	4(h)	V <sub>IN</sub> (All Inputs) = See Table of Figure 4(f) V <sub>OUT</sub> = 4.6Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	- 0.64	-	mA
85 to 92	Output Drive Current P-Channel	Юн2	-	4(h)	$V_{IN}$ (All Inputs) = See Table of Figure 4(f) $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	- 4.2	-	mA



PAGE 29

ISSUE 1

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTERISTICS	STIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT
93	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(i)	$V_{IL}$ = 1.5Vdc $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 9-10-11-13-14-	4.5	-	V
90	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>		15-16-17) (Pins C 10-12-13-15-16- 17-19-20)	-	0.5	v	
94	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>		4(i)	$V_{IL}$ = 4.0Vdc $V_{IH}$ = 11Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 5 (Pins D/F 9-10-11-13-14-	13.5	-	V
94	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(1)	15-16-17) (Pins C 10-12-13-15-16- 17-19-20)	-	1.5	V
95	Threshold Voltage N-Channel	V <sub>THN</sub>	<u>-</u>	4(j)	BO Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 12) (Pin C 14)	- 0.7	- 3.5	<b>V</b>
96	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	$\overline{B0}$ Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{SS} = 10\mu A$ (Pin D/F 24) (Pin C 28)	0.7	3.5	V



PAGE 30

ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

#### FIGURE 4(a) - FUNCTIONAL TEST TABLE

										PIN	NU	MBI	RS										D.C	. SUPPLY
PATTERN No.						ı	NPU	JTS									0	UTF	PUT	S				
140.	1	2	3	4	5	6	7	8	18	19	20	21	22	23	9	10	11	13	14	15	16	17	12	24
1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	1	1	0	1	0	$V_{S}$	s V <sub>DD</sub>
2	0	1	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	1		
3 4	0	0	0	0	0	1	1 1	1	0 1	0	0 1	0	0 1	0	0	1	1 0	1 0	1	0	1	0		
5	1	0	0	0	0	1 0	1	1	1	0	1	0	1	0	1	1	1	1	1	0	1	o		
6	1	0	0	0	0	1	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	1		
7	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	1	1	0	1	0		ļ
8	0	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1		
9	1	0	0	0	1	0	1	1	1	0	1	0	1	0	1	1	1	1	1	0 -	1	0		1
10	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
11	0	1	0	1	0	0	1	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1		
12	$\begin{bmatrix} 1 \\ 0 \end{bmatrix}$	1	0	1	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1		
13 14	0	1 1	0	1 0	0	0	0	1	0	1	0	1	0	1 1	0	1 0	1 0	1 0	1 0	1 0	0 0	1		}
15	0	o	0	1	0	0	0	1	0	0	0	Ö	0	Ö	1	1	1	1	1	0	1	0		ļ
16	0	1	0	1	0	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	0	1		
17	1	0	1	0	0	0	0	1	1	0	1	0	1	0	1	1	1	1	1	0	1	0		
18	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1		1
19	1	1	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1		
20	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1		
21	0	1	1	0	0	0	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	1		
22 23	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1 0	1 0	1	0 1	1 0		
23	0	1 0	0	0	0	0	1 0	0	0	0	0	1 0	0	0	1	0 1	0	1	0	0	1	0		
25	1	1	0	0	0	1	1	0	0	0	1	0	0	1	1	1	1	0	0	0	1	0		
26	1	1	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0	1	0	0	1	0		
27	1	1	0	0	1	0	1	0	0	0	1	0	0	1	1	1	0	1	0	0	1	0		
28	1	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	1	1	0	0	1	0		İ
29	0	0	0	0	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	0	1	1		
30	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
31	0	1	0	1	0	0	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	1		
32 33	0	1 1	0	1 1	0	0 1	0	0	1 0	1 1	1	1 0	1 0	1 1	0	0 1	0	0 1	0	1 1	0	1	1	
34	0	1	0	1	0	1	0	0	0	1	1	0	0	0	1	1	1	0	0	1	0	1		
35	1	0	0	1	1	0	1	0	0	1	0	1	1	0	0	0	0	1	0	1	0	1		
36	0	0	0	1	1	0	0	0	1	1	0	0	1	1	o	0	0	0	0	0	0	1		
37	1	1	0	1	1	1	1	0	0	0	1	0	0	1	1	0	0	0	0	1	0	1		
38	1	1	0	1	1	1	0	0	0	0	1	0	0	1	0	1	0	0	0	1	0	1		
39	0	1	1	0	0	0	1	0	1	1	0	1	0	1	1	1	1	0	0	1	0	1		
40	0	1	1	0	0	0	0	0	1	1	0	1	0	1	0	0	0	1	0	1	0	1		
41	0	1	1	0	0	1	1	0	1	0	0	1	1	0	1	1	1	1	1	0	1	1		
42	1	0	1	0	0	1	0	0	0	1	1	0	0	1	0	0	0	0	0	0	0	1		J
43	0	0	1	0	1	0	1	0	1	0	1	1	0	_ 1	1	1	0	1	0	1	1_	0	<u>.                                    </u>	7



PAGE 31

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

										PIN	NU	мв	ERS										D.C	. SUPPLY
PATTERN No.							INP	JTS	}								0	UTI	PUT	S				
, , , ,	1	2	3	4	5	6	7	8	18	19	20	21	22	23	9	10	11	13	14	15	16	17	12	24
44	0	0	1	0	1	0	0	0	1	0	1	1	0	1	0	0	1	1	0	1	1	0	Vs	$_{\rm S}$ $V_{ m DD}$
45	1	1	1	0	1	1	1	0	0	0	1	0	0	1	0	0	0	0	0	1	0	1	1	1
46	1	1	1	0	1	1	0	0	0	0	1	0	0	1	1	0	0	0	0	1	0	1		
47	1	0	1	1	0	0	1	0	1	1	1	0	1	1	0	0	1	0	0	1	0	1		
48	0	0	1	1	0	0	0	0	0	1	0	0	0	1	1	0	1	0	0	1	0	1		
49	1	0	1	1	0	1	1	0	1	1	1	1	0	1	1	0	1	1	0	1	0	1		
50	1	0	1	1	0	1	0	0	1	1	1	1	0	1	0	1	1	1	0	1	0	1		
51	0	0	1	1	1	0	1	0	1	1	0	1	1	0	1	0	0	1	0	1	0	1		ļ
52	0	0	1	1	1	0	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	1		-
53	1	0	1	1	1	1	1	0	1	1	1	0	1	0	1	1	1	0	0	1	0	1		
54	0	0	1	1	1	1	0	0	0	1	0	1	0	0	0	0	1	1	0	1	0	1		
55	0	1	1	0	0	1	1	0	0	0	1	1	1	0	1	1	0	1	0	1	1	0		
56	0	1	1	0	0	1	0	0	0	0	1	1	1	0	0	0	1	1	0	1	1	0		
57	0	1	1	0	0	1	1	0	0	1	1	0	1	0	1	1	1	1	1	0	1	1		
58	0	1	1	0	0	1	0	0	0	1	1	0	1	0	0	0	0	0	0	0	0	1		
59	0	1	0	1	1	0	1	0	0	1	1	0	1	0	0	1	0	0	0	1	0	1		ľ
60	0	1	0	1	1	0	0	0	0	1	1	0	1	0	1	1	0	0	0	1	0	1		
61	1	1	0	1	1	0	1	0	1	1	0	0	0	0	1	1	1	1	1	0	1	1		
62	1	1	0	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1		
63	1	1	1	1	0	0	1	0	1	0	1	0	1	1	0	1	1	0	0	1	1	0		
64	0	0	1	1	0	0	1	0	0	1	0	1	0	0	0	0	0	1	0	1	0	1		
65	1	1	1	0	0	1	1	0	1	1	1	1	1	1	0	1	1	1	0	1	0	1		
66	1	1	1	0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	<b>\</b> \	
67	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	₩	\

#### **NOTES**

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .



PAGE 32

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE


										PIN	NU	MBI	ERS	)									DC S	SUPPLY
PATTERN No.							INP	JTS	3								О	UTI	PUT	S			D.O. C	,01, 21
	1	2	3	4	5	6	7	8	18	19	20	21	22	23	9	10	11	13	14	15	16	17	12	24
1	0	1	1	1	1	0	0	0	1	0	1	0	0	1	Х	X	Χ	Х	Х	X	Χ	Χ	$V_{SS}$	$V_{\mathrm{DD}}$
2	1	1	1	1	0	1	0	0	1	1	1	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х	1	
3	1	0	1	0	1	0	0	0	0	0	0	0	0	1	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х		
4	0	1	1	0	0	1	1	0	0	1	0	1	1	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х		
5	0	0	1	0	0	0	1	1	0	1	0	0	1	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х		
6	1	0	0	1	1	0	1	0	1	1	0	1	1	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ		
7	0	0	0	1	0	1	1	0	0	1	1	1	0	1	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х		
8	0	1	0	1	0	0	1	0	1	0	1	1	1	1	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х		
9	0	0	1	1	1	0	0	0	1	0	0	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ		
10	1	0	1	1	0	1	0	1	0	0	0	1	0	1	Х	Χ	Χ	Χ	$\mathbf{X}$	Χ	Χ	X		
11	1	1	0	1	0	1	0	1	1	1	1	1	1	1	Х	X	Χ	Χ	Χ	Χ	Χ	Х		
12	0	0	1	0	1	1	1	0	1	1	1	1	1	1	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ		
13	0	0	1	0	1	0	1	0	0	0	0	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ		
14	0	0	1	0	1	0	1	0	0	0	1	0	0	0	Х	Χ	Χ	Χ	Х	Χ	Χ	Χ	*	<b>¥</b>

#### **NOTES**

- 1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't Care.

#### FIGURE 4(c) - LOW LEVEL INPUT CURRENT

#### FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



#### **NOTES**

1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.




PAGE 33

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE




#### **NOTES**

- 1. Each output to be tested separately as specified.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

#### VOL AND IOL TEST TABLE

										PIN	NU	MBI	ERS	;									
PATTERN No.							NP	UTS	}						OUTPUTS (1)								
1	1	2	3	4	5	6	7	8	18	19	20	21	22	23	9	10	11	13	14	15	16	17	
1	0	1	0	0	0	0	0	1	0	1	0	1	0	1	Х	Χ	Χ	Х	Х	Х	Х		
2	0	0	0	0	0_	0	1	1	0	0	0	0	0	0								Χ	

#### FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



#### **NOTES**

- 1. Each output to be tested separately as specified.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

#### VOH AND IOH TEST TABLE

										PIN	NU	MB	ERS	;			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
PATTERN No.		INPUTS												OUTPUTS (1)								
	1	2	3	4	5	6	7	8	18	19	20	21	22	23	9	10	11	13	14	15	16	17
1	0	0	0	0	0	0	1	1	0	0	0	0	0	0							Χ	
2	0	1	0	1	0	0	0	1	0	1_	0	1	0	1	Х	Χ	Χ	Χ	Χ	X		X




PAGE 34

ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

## FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



#### **NOTES**

1. Each output to be tested separately.

#### **NOTES**

1. Each output to be tested separately.

## FIGURE 4(i) - NOISE IMMUNITY TEST TABLE

	PIN NUMBERS						D.C. SUPPLY																	
PATTERN No.							NP	UTS	3								О	UTI	PUT	S			5.0.0	O
140.	1	2	3	4	5	6	7	8	18	19	20	21	22	23	9	10	11	13	14	15	16	17	12	24
1	0	1	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	1	V <sub>SS</sub>	$V_{DD}$
2	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0	1	0	1	1
3	1	0	0	0	0	1	1	1	1	0	1	0	1	0	0	0	0	0	0	0	1	1		
4	1	0	0	0	0	0	1	1	1	0	1	0	1	0	1	1	1	1	1	0	1	0		
5	0	0	0	0	0	0	0	0	0,	1	0	0	0	1	1	1	0	1	0	0	1	0		
6	0	0	0	1	1	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	1		
7	0	1	0	1	0	1	1	0	0	1	1	0	0	1	0	1	0	1	0	1	0	1		
8	1	1	0	1	1	1	1	0	0	0	1	0	0	1	1	0	0	0	0	1	0	1		
9	0	0	1	1	1	0	1	0	1	1	0	1	1	0	1	0	0	1	0	1	0	1	¥	<u> </u>

#### **NOTES**

1. Logic Level Definitions: as per Table 2.




PAGE 35


ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL








PAGE 36

ISSUE 1

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

## FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)




#### **NOTES**

1. Each input to be tested separately.

#### **NOTES**

1. Each input to be tested separately.

## FIGURE 4(n) - INPUT CAPACITANCE



## **NOTES**

- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.




PAGE 37


ISSUE 1

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

## FIGURE 4(0) - PROPAGATION DELAY AND TRANSITION TIME



# **VOLTAGE WAVEFORMS**



## **NOTES**

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns, f = 500kHz.



PAGE 38

ISSUE 1

# **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 16	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	nA
61 to 68	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
77 to 84	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
95	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	V
96	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	V

# **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 39

ISSUE 1

## TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	V <sub>OUT</sub>	-	
3	Inputs - (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 18-19-20-21-22-23) (Pins C 21-22-23-24-26-27)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	- Ground	Vdc

#### **NOTES**

## TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT		
1	Ambient Temperature	T <sub>amb</sub>	T <sub>amb</sub> + 125 (+0-5)			
2	Outputs - (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	V <sub>OUT</sub>	Open	-		
3	Inputs - (Pins D/F 1-2-3-4-5-6-7-8) (Pins C 1-2-3-5-6-7-8-9)	V <sub>IN</sub>	$V_{\mathrm{DD}}$	Vdc		
4	Inputs - (Pins D/F 18-19-20-21-22-23) (Pins C 21-22-23-24-26-27)	V <sub>IN</sub>	Ground	Vdc		
5	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	V <sub>DD</sub>	15	Vdc		
6	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	Ground	Vdc		

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

<sup>1.</sup> Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



PAGE 40

ISSUE 1

# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125 (+0-5)	°C
2	Outputs - (Pins D/F 9-10-11-13-14-15-16-17) (Pins C 10-12-13-15-16-17-19-20)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 1-2-18-19-20-21-22-23) (Pins C 1-2-21-22-23-24-26-27)	V <sub>IN</sub>	$V_{GEN1}$	Vac
4	Input - (Pin D/F 7) (Pin C 8)	V <sub>IN</sub>	$V_{GEN2}$	Vac
5	Inputs - (Pins D/F 4-5-6-8) (Pins C 5-6-7-9)	V <sub>IN</sub>	Ground	Vdc
6	Input - (Pin D/F 3) (Pin C 3)	VIN	$V_{ m DD}$	Vdc
7	Pulse Voltage	$V_{GEN}$	0V to V <sub>DD</sub>	Vac
8	Pulse Frequency Square Wave	f GEN1 GEN2	50k 50% Duty Cycle 25k 50% Duty Cycle	Hz
9	Positive Supply Voltage (Pin D/F 24) (Pin C 28)	$V_{DD}$	15	Vdc
10	Negative Supply Voltage (Pin D/F 12) (Pin C 14)	V <sub>SS</sub>	Ground	Vdc

## **NOTES**


1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.




PAGE 41

ISSUE 1

#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



## FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




## **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 42

ISSUE 1

## FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



## **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



Rev. 'B'

PAGE 43

ISSUE 1

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 44

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	OLIA DA OTEDIOTIO	0)/1450	SPEC. AND/OR	TEST	CHANGE		LINUT	
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	~	•	-	-
3 to 16	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	-	-	nA
17 to 30	Input Current Low Level	I <sub>I</sub> L	As per Table 2	As per Table 2	-	<del>-</del>	- 50	nA
31 to 44	Input Current High Level	ήн	As per Table 2	As per Table 2	-	<b>-</b>	50	nA
45 to 52	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	V
53 to 60	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	<del>-</del>	14.95	-	V
61 to 68	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
69 to 76	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-		%
77 to 84	Output Drive Current P-Channel	l <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
85 to 92	Output Drive Current P-Channel	l <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
93	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	As per Table 2	As per Table 2	- -	4.5 -	0.5	V
95	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧
96	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	-	-	V

## **NOTES**

1. Percentage of limit value if voltage is the measurement function.



Rev. 'B'

PAGE 45

ISSUE 1

## **APPENDIX 'A'**

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.