

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS LOOK-AHEAD CARRY GENERATOR, BASED ON TYPE 40182B

ESCC Detail Specification No. 9202/069

# ISSUE 1 October 2002





# **ESCC Detail Specification**

PAGE	ii
ISSUE	1

# **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 44

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS LOOK-AHEAD CARRY GENERATOR, BASED ON TYPE 40182B

ESA/SCC Detail Specification No. 9202/069



# space components coordination group

		Approved by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 2	June 2001	Sannott	Hom



PAGE 2

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

	DOCUMENTATION CHANGE NOTICE			
Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		DCRs:- Cover page DCN Para. 1.3 : New sentend Table 1(b) : No. 8, Maxin Figure 2(a) : Dimension ' Figure 2(e) : Dimension '	num temperature amended C' min corrected to "1.49" E' corrected ce deleted, new text added	None None 221602 23933 23933 221602 221602
	<u> </u>			



PAGE 3

ISSUE 2

# **TABLE OF CONTENTS**

1.	GENERAL	Page 5
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
1.10	Handling Precautions	5
1.11	Input Protection Network	5
2.	APPLICABLE DOCUMENTS	17
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	17
4.	REQUIREMENTS	17
4.1	General	17
4.2	Deviations from Generic Specification	17
4.2.1	Deviations from Special In-process Controls	17
4.2.2	Deviations from Final Production Tests	17
4.2.3	Deviations from Burn-in Tests	17
4.2.4	Deviations from Qualification Tests	17
4.2.5	Deviations from Lot Acceptance Tests	17
4.3	Mechanical Requirements	18
4.3.1	Dimension Check	18
4.3.2	Weight	18
4.4	Materials and Finishes	18
4.4.1	Case	18
4.4.2	Lead Material and Finish	18
4.5	Marking	18
4.5.1	General	18
4.5.2	Lead Identification	18
4.5.3	The SCC Component Number	19
4.5.4	Traceability Information	19
4.6	Electrical Measurements	19
4.6.1 4.6.2	Electrical Measurements at Room Temperature	19
4.6.2 4.6.3	Electrical Measurements at High and Low Temperatures Circuits for Electrical Measurements	19 19
4.6.3	Burn-in Tests	19
4.7.1	Parameter Drift Values	19
4.7.2	Conditions for H.T.R.B. and Power Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in	19
4.7.3	Environmental and Endurance Tests	42
4.8.1	Electrical Measurements on Completion of Environmental Tests	42
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	42
4.8.3	Electrical Measurements on Completion of Endurance Tests	42
4.8.4	Conditions for Operating Life Test	42
4.8.5	Electrical Circuits for Operating Life Tests	42
4.8.6	Conditions for High Temperature Storage Test	42
	- · · · · · · · · · · · · · · · · · · ·	



PAGE 4

ISSUE 2

TABL	<u> </u>	Page
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	37
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	38
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	38
5(c)	Conditions for Power Burn-in and Operating Life Tests	39
6	Electrical Measurements on Completion of Environmental Tests and	43
	at Intermediate Points and on Completion of Endurance Testing	
FIGUE	<u>RES</u>	
1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	16
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Electrical Circuit for Power Burn-in and Operating Life Tests	41
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	44



PAGE 5

ISSUE 2

### 1. GENERAL

### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic CMOS Look-ahead Carry Generator, having fully buffered outputs, based on Type 40182B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

### 1.5 PHYSICAL DIMENSIONS

As per Figure 2.

### 1.6 PIN ASSIGNMENT

As per Figure 3(a).

### 1.7 TRUTH TABLE

As per Figure 3(b).

### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

### 1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



PAGE

ISSUE 2

6

# **TABLE 1(a) - TYPE VARIANTS**

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	. <b>G</b> 2
11	SO CERAMIC	2(e)	G4

### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	٧	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± IN	10	mA	-
4	D.C. Output Current	±1 <sub>0</sub>	10	mA	Note 3
5	Device Dissipation	P <sub>D</sub>	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 4
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 5 Note 6

### NOTES


- 1. Device is functional from +3V to +15V with reference to VSS.
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.


PAGE 7

ISSUE 2

# **FIGURE 2 - PHYSICAL DIMENSIONS**

# FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
Н	6.0	-	3
L	18.75	22.0	
M	0.33	0.43	
N	4.31	TYPICAL	




PAGE 8

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN




SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.54	
a <sub>1</sub>	3.0	3.7	
a <sub>2</sub>	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b <sub>1</sub>	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e <sub>1</sub>	17.65	17.90	
e <sub>2</sub>	7.62	8.12	
F	7.11	7.62	
	-	3.70	
K	10.90	12.10	
$\ell$	1.27	TYPICAL	

PAGE 9

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
DIVILIAGIONS	MIN	MAX	NOTES
A A1 B C C1	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4
f, g h, h1 j, j1	1.01 0.51	0.76 TYPICAL TYPICAL	6 5




PAGE 10

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIBUL	MIN	MAX	NOTES
Α	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	ì
e2	7.62	8.12	
F	7.29	7.70	
1	-	3.83	
K	10.90	12.10	
$\ell$	1.14	1.50	




PAGE

11

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27 TY	PICAL	4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		



PAGE 12

ISSUE 2

# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16-pin packages : 14 spaces. 20-terminal packages : 12 spaces.
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.




PAGE 13

ISSUE 2

# FIGURE 3(a) - PIN ASSIGNMENT

# **DUAL-IN-LINE, SO AND FLAT PACKAGES**

### **CHIP CARRIER PACKAGE**



# **TOP VIEW**

# **TOP VIEW**

# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND

**DUAL-IN-LINE PIN OUTS CHIP CARRIER PIN OUTS** 

PAGE 14

ISSUE 2

# FIGURE 3(b) - TRUTH TABLE

# TABLE FOR G OUTPUT

	INPUTS									
G3	G2	G1	GO	P3	P2	P1	OUTPUT G			
L	Х	Х	Х	Х	X	Х	L			
Х	L	Х	Х	L	Х	Х	L			
Х	Х	L	Х	L	L	Х	L			
Х	Х	Х	L	L	L	L	L			
	Α	ll othe	r comb	ination	าร		Н			

# TABLE FOR P OUTPUT

	INPL		OUTPUT	
P3	P2	P1	PO	P
L	L	L	L	L
	All o combi	Н		

# TABLE FOR C<sub>n</sub> + X OUTPUT

11	NPUTS	OUTPUT	
GO	PO	Cn	C <sub>n</sub> +X
L	Х	Х	Н
Х	L	Н	Н
	II othe nbinati	L	

# TABLE FOR C<sub>n</sub> + Y OUTPUT

	II		OUTPUT		
G1	GO	P1	PO	C <sub>n</sub>	C <sub>n</sub> +Y
L	Х	Х	Х	Х	Н
Х	L	L	Х	Х	Н
Х	Х	L	L	Ι	Н
А	ll other	comb	ination	s	L

# TABLE FOR C<sub>n</sub> + Z OUTPUT

	INPUTS									
G2	G1	GO	P2	P1	PO	Cn	OUTPUT C <sub>n</sub> + Z			
L	Х	Х	Χ	Х	Х	Χ	Н			
Х	L	Х	L	Χ	Х	Х	Н			
Х	Χ	L	L	L	Х	X	Н			
Х	Х	Х	L	L	L	Н	Н			
	All	other	combi	nation	S		L			


# **NOTES**

- 1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
- 2. Any inputs not shown in a given table are irrelevant with respect to that output.

PAGE 15

ISSUE 2

# FIGURE 3(c) - CIRCUIT SCHEMATIC



# **Logic Equations**

$$C_n + X = G0 + P0 \cdot C_n$$

$$C_n + Y = G1 + P1 \cdot G0 + P1 \cdot P0 \cdot C_n$$

$$C_n + Z = G2 + P2 \cdot G1 + P2 \cdot P1 \cdot G0 + P2 \cdot P1 \cdot P0 \cdot C_n$$


$$\overline{G} = \overline{G3 + P3 \cdot G2 + P3 \cdot P2 \cdot G1 + P3 \cdot P2 \cdot P1 \cdot G0}$$

$$P = \overline{P3 \cdot P2 \cdot P1 \cdot P0}$$

PAGE 16


ISSUE 2

# FIGURE 3(d) - FUNCTIONAL DIAGRAM



DESIGNATION	FUNCTION
G0, G1, G2, G3	Active-Low Carry-Generate Inputs
PO P1 P2 P3	Active-Low Carry-Propagate Inputs
C <sub>n</sub>	Active-High Carry Input
$C_n + X, C_n + Y$ $C_n + Z$	Active-High Carry Outputs
G	Active-Low Group Carry-Generate Output
P	Active-Low Group Carry-Propagate Output

# FIGURE 3(e) - INPUT PROTECTION NETWORK



PAGE 17

ISSUE 2

### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage.

P<sub>DSO</sub> = Single Output Power Dissipation.

CKT = Circuit.

### 4. REQUIREMENTS

### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

# 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

# 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

### 4.2.3 <u>Deviations from Burn-in Tests</u> (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

### 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.

### 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.



PAGE 18

ISSUE 2

### 4.3 MECHANICAL REQUIREMENTS

### 4.3.1 <u>Dimension Check</u>

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

### 4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

### 4.5 MARKING

### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



PAGE 19

ISSUE 2

### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

			92020690	<u> 1B</u>
Detail Specification Number	<del></del>	 		
Type Variant, as applicable -	<del></del>	 		· [
Testing Level (B or C, as approp	oriate)	 		_

### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

### 4.6 ELECTRICAL MEASUREMENTS

### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

# 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0.5)$  °C and -55(+5.0) °C respectively.

### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

### 4.7 BURN-IN TESTS

### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

# 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.

PAGE 20

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOMTEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
140.	3. 1/ ti 0 (0 ) El ti0 (100	31MB0L	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	<u></u>
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 12	Quiescent Current	l <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
13 to 21	Input Current Low Level	l <sub>IL</sub>	3009	4(d)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-13-14-15) (Pins C 1-2-4-5-6-7-16-17-19)	•	-50	nA
22 to 30	Input Current High Level	ΊΗ	3010	4(e)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-13-14-15) (Pins C 1-2-4-5-6-7-16-17-19)	_	50	nA
31 to 35	Output Voltage Low Level	V <sub>OL</sub>	3007	4(f)	$\begin{split} &V_{\text{IN}}\left(\overline{\text{G0}},\overline{\text{G1}},\overline{\text{G2}}\right) = 15\text{Vdc} \\ &V_{\text{IN}}\left(\text{Remaining Inputs}\right) \\ &= 0\text{Vdc} \\ &V_{\text{OUT}} = \text{Open} \\ &V_{\text{DD}} = 15\text{Vdc},V_{\text{SS}} = 0\text{Vdc} \\ &(\text{Pins D/F 7-9-10-11-12}) \\ &(\text{Pins C 9-11-12-14-15}) \end{split}$	-	0.05	V

PAGE 21

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOMTEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	LIMITS	
INO.	OF IANACTERISTICS	3 TIVIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
36 to 40	Output Voltage High Level	V <sub>ОН</sub>	3006	4(g)	$V_{IN}$ ( $\overline{G3}$ , $\overline{P3}$ , $C_n$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	14.95	-	V
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(h)	$V_{IN}$ ( $\overline{G0}$ , $\overline{G1}$ , $\overline{G2}$ ) = 5Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	0.51	-	mA
46 to 50	Output Drive Current N-Channel	I <sub>OL2</sub>	_	4(h)	$V_{IN}$ ( $\overline{G0}$ , $\overline{G1}$ , $\overline{G2}$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	3.4	_	mA
51 to 55	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(i)	$V_{IN}$ ( $\overline{G3}$ , $\overline{P3}$ , $C_n$ ) = 5Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-0.51	-	mA
56 to 60	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(i)	$V_{IN}$ $\overline{(G3, P3, C_n)} = 15Vdc$ $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-3.4	-	mA

PAGE 22

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOMTEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	ABACTERISTICS SYMBOL METHOD TEST (PIN			TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OTATAOTE NO 1105	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	01411
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(c)	$V_{IL} = 1.5 \text{Vdc},$ $V_{IH} = 3.5 \text{Vdc}$ $V_{DD} = 5 \text{ Vdc}, V_{SS} = 0 \text{Vdc}$ Note 5 (Pins D/F 7-9-10-11-12)	4.5	•	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(0)	(Pins C 9-11-12-14-15)	-	0.5	
62	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(c)	V <sub>IL</sub> = 4Vdc, V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc,V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 7-9-10-11-12)	13.5	-	V
02	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(0)	(Pins C 9-11-12-14-15)	-	1.5	
63	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	G1 Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> =-10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
64	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	G1 Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 16) (Pin C 20)	0.7	3.0	٧
65 to 73	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(1)	$I_{IN}$ (Under Test) = -100 $\mu$ A $V_{DD}$ = Open, $V_{SS}$ = 0Vdc All Other Pins Open (Pins D/F 1-2-3-4-5-6-13- 14-15) (Pins C 1-2-4-5-6-7-16-17- 19)	-	-2.0	V
74 to 82	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(m)	$\begin{array}{lll} V_{IN} \; (\mbox{Under Test}) \; = \; 6 \mbox{Vdc} \\ V_{SS} \; = \; \mbox{Open, R} \; = \; 30 \mbox{k}\Omega \\ (\mbox{Pins D/F 1-2-3-4-5-6-13-14-15}) \\ (\mbox{Pins C 1-2-4-5-6-7-16-17-19}) \end{array}$	3.0	-	V

PAGE 23

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	OIVIT
83 to 91	Input Capacitance	C <sub>IN</sub>	3012	4(n)	V <sub>IN</sub> (Not under Test) = 0Vdc V <sub>DD</sub> = V <sub>SS</sub> = 0Vdc Note 6 (Pins D/F 1-2-3-4-5-6-13- 14-15) (Pins C 1-2-4-5-6-7-16-17- 19)	-	7.5	pF
92	Propagation Delay Low to High (C <sub>n</sub> to C <sub>n</sub> + Z)	t <sub>PLH1</sub>	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 7 and 8 $\frac{\text{Pins D/F}}{13 \text{ to 9}}$ $\frac{\text{Pins C}}{16 \text{ to 11}}$	-	400	ns
93	Propagation Delay Low to High (G0 to G)	tpLH2	3003	4(0)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \; = \; \text{Pulse} \\ \text{Generator} \\ V_{IL} \; = \; 0 \text{Vdc}, \; V_{IH} \; = \; 5 \text{Vdc} \\ V_{DD} \; = \; 5 \text{Vdc}, \; V_{SS} \; = \; 0 \text{Vdc} \\ \text{Notes 7 and 8} \\ \underline{\text{Pins D/F}} \qquad \underline{\text{Pins C}} \\ 3 \; \text{to 10} \qquad \qquad 4 \; \text{to 12} \\ \end{array}$	-	350	ns
94	Propagation Delay High to Low (C <sub>n</sub> to C <sub>n</sub> + Z)	tPHL1	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 7 and 8 Pins D/F $Pins C13 to 9 16 to 11$	-	400	ns
95	Propagation Delay High to Low (G0 to G)	t <sub>PHL2</sub>	3003	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 7 and 8 $\frac{\text{Pins D/F}}{\text{3 to 10}}$ $\frac{\text{Pins C}}{\text{4 to 12}}$	-	350	ns
96	Transition Time Low to High	t <sub>TLH1</sub>	3004	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 7 and 8 (Pin D/F 10) (Pin C 12)	-	150	ns



PAGE 24

ISSUE 2

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	CVMDOL	SYMBOL METHOD TEST (PINS UNDER D/F = DIP AN C = CCF) $t_{THL1}$ 3004 4(o) $v_{IN}$ (Under Test)		TEST CONDITIONS (PINS UNDER TEST	LIMITS		UNIT
NO.	CHARACTERISTICS	STIVIBOL		D/F = DIP AND FP C = CCP)	MIN	MAX	ONIT	
95	Transition Time High to Low	t <sub>THL1</sub>	3004	4(0)	$V_{IN}$ (Under Test) = Pulse Generator $V_{IL}$ = 0Vdc, $V_{IH}$ = 5Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Notes 7 and 8 (Pin D/F 10) (Pin C 12)	1	150	ns

### **NOTES**

1. GO-NO-GO Test, each pattern of Test Table 4(a).

 $V_{OH} \ge V_{DD} - 0.5 Vdc$   $V_{OL} \le 0.5 Vdc$ 

- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V<sub>IN</sub> conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less (see Annexe I of ESA/SCC 9000).
- 8. Before commencement of test, load all stages with low or high in accordance with Table 4(a) and measure propagation time at change.

PAGE 25

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

					<del> </del>			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
	5. # # # to   El Ho   100	J	MIL-STD 883			MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	~	••	~
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 12	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	<del>-</del>	30	μА
13 to 21	Input Current Low Level	I <sub>IL</sub>	3009	4(d)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-13-14-15) (Pins C 1-2-4-5-6-7-16-17-19)	-	-100	nA
22 to 30	Input Current High Level	ΙΗ	3010	4(e)	V <sub>IN</sub> (Under Test) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 1-2-3-4-5-6-13- 14-15) (Pins C 1-2-4-5-6-7-16-17- 19)	-	100	nA
31 to 35	Output Voltage Low Level	V <sub>OL</sub>	3007	4(f)	V <sub>IN</sub> (G0, G1, G2) = 15Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = Open V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-	0.05	V

PAGE 26

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

			····					
No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.		O I MIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
36 to 40	Output Voltage High Level	Vон	3006	4(g)	$V_{IN}$ ( $\overline{G3}$ , $\overline{P3}$ , $C_n$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	14.95	•	V
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(h)	V <sub>IN</sub> (G0, G1, G2) = 5Vdc V <sub>IN</sub> (Remaining Inputs) = 0Vdc V <sub>OUT</sub> = 0.4Vdc V <sub>DD</sub> = 5Vdc, V <sub>SS</sub> = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	0.36	-	mA
46 to 50	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(h)	$V_{IN}$ ( $\overline{G0}$ , $\overline{G1}$ , $\overline{G2}$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	2.4	•	mA
51 to 55	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(i)	$V_{IN}$ ( $\overline{G3}$ , $\overline{P3}$ , $C_n$ ) = 5Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-0.36	_	mA
56 to 60	Output Drive Gurrent P-Channel	I <sub>OH2</sub>	-	4(i)	$V_{IN}$ ( $\overline{G3}$ , $\overline{P3}$ , $C_n$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-2.4		mA

PAGE 27

ISSUE 2

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	5. 17 ti 2 to 1 Li ti 0 1 100	3	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
0.1	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	-	4(0)	$V_{IL}$ = 1.5Vdc, $V_{IH}$ = 3.5Vdc $V_{DD}$ = 5 Vdc, $V_{SS}$ = 0Vdc Note 5	4.5	-	V
61	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(c)	(Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-	0.5	V
62	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(c)	V <sub>IL</sub> = 4Vdc, V <sub>IH</sub> = 11Vdc V <sub>DD</sub> = 15Vdc,V <sub>SS</sub> = 0Vdc Note 5 (Pins D/F 7-9-10-11-12)	13.5	-	٧
02	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(0)	(Pins C 9-11-12-14-15)	-	1.5	
63	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	G1 Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> =-10μA (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
64	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	G1 Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> = 10μA (Pin D/F 16) (Pin C 20)	0.3	3.5	V

PAGE 28

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.	0		MIL-STD FIG. D/F = DIP AND FP  883 C = CCP)		MIN	MAX		
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-		-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	•	-	-
3 to 12	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IL}$ = 0Vdc, $V_{IH}$ = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
13 to 21	Input Current Low Level	l <sub>IL</sub>	3009	4(d)	$V_{IN}$ (Under Test) = 0Vdc $V_{IN}$ (Remaining Inputs) = 15Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-13-14-15) (Pins C 1-2-4-5-6-7-16-17-19)	-	-50	nA
22 to 30	Input Current High Level	hн	3010	4(e)	$V_{IN}$ (Under Test) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 1-2-3-4-5-6-13-14-15) (Pins C 1-2-4-5-6-7-16-17-19)	-	50	nA
31 to 35	Output Voltage Low Level	V <sub>OL</sub>	3007	4(f)	$V_{IN}$ ( $\overline{G0}$ , $\overline{G1}$ , $\overline{G2}$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-	0.05	V

PAGE 29

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

					<u></u>			
No.	CHARACTERISTICS SYMBO		TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
. 40.	5.7.1.0.10.110.1100	3302	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
36 to 40	Output Voltage High Level	V <sub>ОН</sub>	3006	4(g)	$V_{IN}$ ( $\overline{G}3$ , $\overline{P}3$ , $C_n$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = Open $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	14.95	ı	V
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	-	4(h)	$V_{IN}$ ( $\overline{G0}$ , $\overline{G1}$ , $\overline{G2}$ ) = 5Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 0.4Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	0.64	-	mA
46 to 50	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(h)	$V_{IN}$ ( $\overline{G0}$ , $\overline{G1}$ , $\overline{G2}$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 1.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	4.2	-	mA
51 to 55	Output Drive Current P-Channel	l <sub>OH1</sub>	-	4(i)	$V_{IN}$ ( $\overline{G3}$ , $\overline{P3}$ , $C_n$ ) = 5Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 4.6Vdc $V_{DD}$ = 5Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-0.64	-	mA
56 to 60	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(i)	$V_{IN}$ ( $\overline{G3}$ , $\overline{P3}$ , $C_n$ ) = 15Vdc $V_{IN}$ (Remaining Inputs) = 0Vdc $V_{OUT}$ = 13.5Vdc $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Note 4 (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-4.2	-	mA

PAGE 30

ISSUE 2

# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

			<u>-</u>					
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	OTAL MOTERIOTION	OTWIDOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	0,411
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>		4(c)	$V_{IL} = 1.5 Vdc,$ $V_{IH} = 3.5 Vdc$ $V_{DD} = 5 Vdc, V_{SS} = 0 Vdc$ Note 5 (Pins D/F 7-9-10-11-12)	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	-	4(6)	(Pins C 9-11-12-14-15)	-	0.5	V
00	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL2</sub>	-	4(0)	$V_{IL} = 4Vdc$ , $V_{IH} = 11Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 5	13.5	-	٧
62	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH2</sub>	-	4(c)	(Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	-	1.5	
63	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(j)	G1 Input at Ground All Other Inputs: V <sub>IN</sub> = 5Vdc V <sub>DD</sub> = 5Vdc, I <sub>SS</sub> = -10μA (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
64	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(k)	G1 Input at Ground All Other Inputs: V <sub>IN</sub> = -5Vdc V <sub>SS</sub> = -5Vdc, I <sub>DD</sub> =10μA (Pin D/F 16) (Pin C 20)	0.7	3.5	V

PAGE 31

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

# FIGURE 4(a) - FUNCTIONAL TEST TABLE

						PII	N NU	MBE	าร						· · · · · · · · · · · · · · · · · · ·	<del>''</del>
PATTERN No.				IN	IPUT	S		_			ΟL	JTPU	TS		D.C. S	SUPPLY
	1	2	3	4	5	6	13	14	15	7	9	10	11	12	8	16
1	0	0	0	0	0	0	0	0	0	0	1	0	1	1	V <sub>SS</sub>	$V_{DD}$
2	0	0	1	1	1	0	1	0	0	1	1	0	1	0		
3	0	1	1	0	0	0	1	0	0	1	1	0	1	1		
4	1	0	1	0	0	0	0	0	1	1	1	0	0	0		
5	1	0	1	0	0	0	0	1	0	0	0	0	0	0		
6	1	0	1	0	1	1	1	1	0	1	1	1	1	1		
7	1	0	1	0	0	0	0	1	0	0	0	0	0	0		
8	1	0	1	0	1	0	1	1	0	0	1	1	1	1		
9	0	0	0	0	1	0	0	0	1	1	1	0	1	1		
10	0	0	0	0	1	1	1	0	0	1	1	1	1	1		
11	0	0	1	1	1	0	1	1	0	1	1	0	1	0		
12	1	1	0	0	1	0	1	1	0	1	0	1	0	1		
13	1	0	0	1	1	0	1	1	0	1	1	0	1	1		
14	1	0	1	1	1	0	1	0	1	1	1	0	0	0		
15	0	1	1	1	1	0	0	0	0	1	1	0	1	0		
16	1	1	0	0	0	0	1	1	0	1	0	0	0	1		
17	1	1	1	1	0	1	0	0	1	1	1	0	0	0		
18	0	0	0	0	0	0	1	1	1	1	0	0	1	1		
19	1	0	0	0	0	0	0	1	0	0	1	0	1	1		
20	1	1	1	0	0	1	1	1	0	1	0	0	0	1		
21	0	1	0	1	0	1	0	1	0	1	1	0	1	1		
22	1	0	1	1	0	0	1	1	0	1	0	0	0	0	↓	↓

- 1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

  2. Logic Level Definitions: 1 = V<sub>IH</sub> = V<sub>DD</sub>, 0 = V<sub>IL</sub> = V<sub>SS</sub>.

PAGE 32

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

						PII	N NU	MBEI	RS								
PATTERN No.				IN	IPUT	S					Οl	JTPU	TS		D.	.C. SUF	PPLY
	1	2	3	4	5	6	13	14	15	7	9	10	11	12	8		16
1	1	1	1	1	0	1	0	1	1	Х	, <b>X</b>	Х	Х	Х	Vs	s	$V_{DD}$
2	1	1	1	1	1	0	0	0	1	Х	Χ	Χ	Χ	Χ			
3	0	1	1	1	1	0	0	1	0	Х	X	X	X	Х			
4	1	0	0	1	1	0	0	1	0	Х	X	X	X	Х			
5	1	0	1	0	1	0	1	1	0	х	X	X	X	Х			
6	0	0	0	0	1	1	1	0	0	Х	X	X	X	X			
7	0	0	0	0	1	0	1	1	1	х	X	X	X	X			
8	1	1	0	0	1	0	1	1	0	х	X	X	X	X			
9	1	0	1	1	1	0	1	1	0	х	X	Χ	X	X			
10	1	0	1	0	0	0	0	1	0	х	X	Χ	X	X	↓		↓ ↓

# **NOTES**

- Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

  2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't Care.

# FIGURE 4(c) - NOISE IMMUNITY TEST TABLE

						PI	N NU	MBEI	RS									
PATTERN No.				IN	IPUT	S					OL	JTPU	TS		D	.C. S	UPPL'	Y
	1	2	3	4	5	6	13	14	15	7	9	10	11	12	8		16	3
1	0	0	1	1	1	0	1	0	0	1	1	0	1	0	Vs	s	N <sup>D</sup>	D
2	0	1	1	0	0	0	1	0	0	1	1	0	1	1				
3	1	0	1	0	0	0	0	0	1	1	1	0	0	0				
4	1	0	1	0	0	0	0	1	0	0	0	0	0	0				
5	1	0	1	0	1	1	1	1	0	1	1	1	1	1				
6	1	0	1	0	0	0	0	1	0	0	0	0	0	0				
7	1	0	1	0	1	0	1	1	0	0	1	1	1	1		-	-	
8	0	0	0	0	1	0	0	0	1	1	1	0	1	1				
9	0	0	1	1	1	0	1	1	0	1	1	0	1	0				
10	1	0	0	1	1	0	1	1	0	1	1	0	1	1	I ↓	,		,

# **NOTES**

1. Figure 4(c) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.




PAGE 33

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - LOW LEVEL INPUT CURRENT

FIGURE 4(e) - HIGH LEVEL INPUT CURRENT



### **NOTES**


1. Each input to be tested separately.

### NOTES

1. Each input to be tested separately.

# FIGURE 4(f) - LOW LEVEL OUTPUT VOLTAGE

# FIGURE 4(g) - HIGH LEVEL OUTPUT VOLTAGE



# **NOTES**

1. Each output to be tested separately.

### **NOTES**

1. Each output to be tested separately.




PAGE 34

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(h) - LOW LEVEL OUTPUT CURRENT

# FIGURE 4(i) - HIGH LEVEL OUTPUT CURRENT



# **NOTES**


1. Each output to be tested separately.

# **NOTES**

1. Each output to be tested separately.

# FIGURE 4(j) - THRESHOLD VOLTAGE N-CHANNEL

# FIGURE 4(k) - THRESHOLD VOLTAGE P-CHANNEL




PAGE 35

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(I) - INPUT CLAMP VOLTAGE (VSS)

# FIGURE 4(m) - INPUT CLAMP VOLTAGE (VDD)




### **NOTES**

1. Each input to be tested separately.

### **NOTES**

1. Each input to be tested separately.

# FIGURE 4(n) - INPUT CAPACITANCE



# **NOTES**


- 1. Each input to be tested separately.
- 2. f = 100kHz to 1MHz.


PAGE 36

ISSUE 2

# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(o) - PROPAGATION DELAY AND TRANSITION TIME





### NOTES

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \le 15$ ns,  $t_r = 500$ kHz.



PAGE 37

ISSUE 2

# **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 12	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	nA
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
51 to 55	Output Drive Current P-Channel	l <sub>ОН1</sub>	As per Table 2	As per Table 2	±15 (1)	%
63	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	٧
64	Threshold Voltage P-Channel	$V_{THP}$	As per Table 2	As per Table 2	± 0.3	٧

NOTES

1. Percentage of limit value if voltage is the measurement function.

PAGE 38

ISSUE 2

# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 1-6-13-15) (Pins C 1-7-16-19)	V <sub>IN</sub>	Ground	Vdc
4	Inputs - (Pins D/F 2-3-4-5-14) (Pins C 2-4-5-6-17)	V <sub>IN</sub>	$V_{DD}$	Vdc
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

# **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

No.		CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient T	emperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs -	(Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	V <sub>OUT</sub>	Open	•
3	Inputs -	(Pins D/F 1-6-13-15) (Pins C 1-7-16-19)	V <sub>IN</sub>	$V_DD$	Vdc
4	inputs -	(Pins D/F 2-3-4-5-14) (Pins C 2-4-5-6-17)	V <sub>IN</sub>	Ground	Vdc
5	Positive S (Pin D/F 1 (Pin C 20)	•	V <sub>DD</sub>	15	Vdc
6	Negative S (Pin D/F 8 (Pin C 10)		V <sub>SS</sub>	Ground	Vdc

### <u>NOTES</u>

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

PAGE 39

ISSUE 2


# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 7-9-10-11-12) (Pins C 9-11-12-14-15)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 1-2-3-4-5-6-14-15) (Pins C 1-2-4-5-6-7-17-19)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
4	Input - (Pin D/F 13) (Pin C 16)	V <sub>IN</sub>	V <sub>GEN2</sub>	Vac
5	Pulse Voltage	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave	f GEN1 GEN2	50k, 50% Duty Cycle 25k, 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	15	Vdc
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

PAGE 40

ISSUE 2


# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



### **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.

PAGE 41

ISSUE 2

# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



# **NOTES**

1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 42

ISSUE 2

# 4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)

### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

### 4.8.3 Electrical Measurements Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

# 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 43

ISSUE 2

# TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

	INTERMEDIATE POINTS AND ON COMPLETION OF ENDORANGE TESTING							
No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)		UI	
						MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	_
3 to 12	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 150	-	-	nA
13 to 21	Input Current Low Level	կլ	As per Table 2	As per Table 2	-		-50	nA
22 to 30	Input Current High Level	l <sub>lH</sub>	As per Table 2	As per Table 2	<u>.</u>	-	50	nA
31 to 35	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	<u>-</u>	<u>-</u>	0.05	V
36 to 40	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	_	٧
41 to 45	Output Drive Current N-Channel	l <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
46 to 50	Output Drive Current N-Channel	l <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
51 to 55	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
56 to 60	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
61	Input Voltage Low Level (Noise Immunity) (Functional Test)	V <sub>IL1</sub>	- As per Table 2	As per Table 2	-	4.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V <sub>IH1</sub>	1.5 ps. 145.5 2		-	-	-0.5	
63	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	-	-	V
64	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	-	-	٧

# **NOTES**

1. Percentage of limit value if voltage is the measurement function.



PAGE 44

ISSUE 2

# APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION		
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.		