

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 4-WORD X 4-BIT REGISTER FILE WITH 3-STATE OUTPUTS BASED ON TYPE 54HC670 ESCC Detail Specification No. 9410/016

ISSUE 1 October 2002





ESCC Detail Specification

PAGE	ii
ISSUE	1

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 38

INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 4-WORD X 4-BIT REGISTER FILE WITH 3-STATE OUTPUTS BASED ON TYPE 54HC670

ESA/SCC Detail Specification No. 9410/016



space components coordination group

		Appro	ived by
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 1	June 1993	Tomomens	I. Ledio
Revision 'A'	June 1994	- Tommesus	Law lub
Revision 'B'	June 1995	To no muse (A om.
Revision 'C'	March 2002	71.300	GAR.



Rev. 'C'

PAGE

2

ISSUE 1

DOCUMENTATION CHANGE NOTICE

p0000000000000000000000000000000000000	\$5000000000000000000000000000000000000	DOCUMENTATION CHANGE NOTICE	
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	June '94	Cover Page. DCN P9. Figure 2(c) : Drawing corrected. P15. Para. 4.4.2 : Lead Finish, Types amended.	None None 22988 221050
'B'	June '95	P1. Cover Page P2. DCN P9. Figure 2(c) : In the table, dimensions A and B min. amended	None None 221256
'C'	Mar. '02	P1. Cover page P2. DCN P4. T of C : Appendix 'A', Manufacturer added P5. Para. 1.3 : New sentence added P6. Table 1(a) : New Variants 12 and 13 added P7. Figure 2(a) : Side Elevation corrected P8. Figure 2(c) : In the drawing, Pin No. 20 location corrected P10. Notes to Figures : Title amended to read 2(a) to 2(d) P10A. Figure 2(d) : New Figure added P11. Figure 3(a) : Titles amended to include SO P15. Para. 4.3.2 : Text amended to include SO P16. Para. 4.5.2 : Text amended to include SO P17. Para. 4.5.2 : Text amended to include SO P18. Para. 4.5.2 : Text amended to include SO P19. Para. 4.5.2 : Text amended to	None None 221603 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221563 221603
- Aug.			



PAGE 3

ISSUE 1

TABLE OF CONTENTS

	APA DROP IS SHOOT FOR A PART FOR			<u>Pag</u>
1.	GENERAL		•	
1.1 1.2	Scope Component Type Verients			;
1.3	Component Type Variants Maximum Ratings			;
1.4	Parameter Derating Information			;
1.5	Physical Dimensions			
1.6	Pin Assignment			
1.7	Truth Table			
1.8	Circuit Schematic			;
1.9	Functional Diagram			
1.10	Handling Precautions			
1.11	Input and Output Protection Networks			!
2.	APPLICABLE DOCUMENTS			1.
3.				
	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS			14
4.	REQUIREMENTS			14
4.1	General			14
4.2	Deviations from Generic Specification			14
4.2.1	Deviations from Special In-process Controls			14
4.2.2	Deviations from Final Production Tests			14
4.2.3	Deviations from Burn-in Tests			14
4.2.4	Deviations from Qualification Tests			14
4.2.5	Deviations from Lot Acceptance Tests			15
4.3	Mechanical Requirements			18
4.3.1	Dimension Check			18
4.3.2	Weight			15
4.4 4.4.1	Materials and Finishes Case			18
4.4.2	Lead Material and Finish			16
4.5	Marking			18
4.5.1	General			18
4.5.2	Lead Identification			15
4.5.3	The SCC Component Number			16
4.5.4	Traceability Information			16
4.6	Electrical Measurements			16
4.6.1	Electrical Measurements at Room Temperature			16 16
4.6.2	Electrical Measurements at High and Low Temperatures			16
4.6.3	Circuits for Electrical Measurements			16
4.7	Burn-in Tests			16
4.7.1	Parameter Drift Values			16
4.7.2	Conditions for H.T.R.B. and Power Burn-in			16
4.7.3	Electrical Circuits for H.T.R.B. and Power Burn-in		· - 49	16
4.8	Environmental and Endurance Tests		•	. 35
4.8.1	Electrical Measurements on Completion of Environmental Tests	~ .		35
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests			- 35
4.8.3	Electrical Measurements on Completion of Endurance Tests	,	-	35
4.8.4	Conditions for Operating Life Tests			35
4.8.5	Electrical Circuits for Operating Life Tests			35
4.8.6	Conditions for High Temperature Storage Test			35



Rev. 'C'

PAGE 4

ISSUE 1

4.9 4.9.1 4.9.2 4.9.3	Total Dose Irradiation Testing Application Bias Conditions Electrical Measurements	Page 35 35 35 35 35
TABL		
1(a) 1(b) 2 3 4 5(a) 5(b) 5(c)	Type Variants Maximum Ratings Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters Electrical Measurements at High and Low Temperatures Parameter Drift Values Conditions for Burn-in High Temperature Reverse Bias, N-Channels Conditions for Burn-in High Temperature Reverse Bias, P-Channels Conditions for Power Burn-in and Operating Life Test Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	6 6 17 20 23 30 31 31 32 36
7	Electrical Measurements During and on Completion of Irradiation Testing	37
FIGUE	<u>KES</u>	
1 2 3(a) 3(b) 3(c) 3(d) 3(e) 4 5(a) 5(b) 5(c) 6	Not applicable Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Input and Output Protection Networks Circuits for Electrical Measurements Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels Electrical Circuit for Power Burn-in and Operating Life Test Bias Conditions for Irradiation Testing	7 11 12 12 12 13 26 33 33 34 37
'A'	IDICES (Applicable to specific Manufacturers only) AGREED DEVIATIONS FOR STMICROELECTRONICS (F)	38



Rev. 'C'

PAGE

ISSUE 1

5

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS 4-Word x 4-Bit Register File with 3-State Outputs, based on Type 54HC670. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 <u>COMPONENT TYPE VARIANTS</u>

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 <u>PIN ASSIGNMENT</u>

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



Rev. 'C'

PAGE

ISSUE 1

6

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
05	CHIP CARRIER	2(b)	2
10	D.I.L.	2(c)	G2
11	D.I.L.	2(c)	G4
12	SO CERAMIC	2(d)	G2
13	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	Vout	-0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P _D	300	mW	Note 4
5	Supply Current	IDDop	50	mA	
6	Operating Temperature Range	T _{op}	-55 to + 125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.
- 2. Input current limited to $I_{IC} = \pm 20$ mA.
- 3. Output current limited to $I_{OUT} = \pm 25 \text{mA}$.
- 4. The maximum device dissipation is determined by I_{DDop} max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.




Rev. 'C'


PAGE

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN





SYMBOL	MILLIM	100000	
O TIVIDOL	MIN	MAX	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.10	0.15	8
E	8.76	9.01	
F	1.27 T	/PICAL	5, 9
G	-0.38	0.48	8
Н	6.0	·	8
L	18.75	22.0	
M	-0.33	0.43	,
N	4.31 TY		

NOTES: See Page 10.



Rev. 'C'


PAGE 8

1

C' ISSUE

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIM MIN	NOTES	
A A1 B C C ₁	1.14 1.63 0.55 1.06 1.91	1.95 2.36 0.72 1.47 2.41	3 3
D D1 d, d1 d2 E	8.67 7.21 1.27 7.62 8.67	9.09 7.52 TYPICAL TYPICAL 9.09	4
E1 e, e1 e2	7.21 1.27 7.62	7.52 TYPICAL TYPICAL	4 .
f, g h, h1 j, j1	1.01 0.51	0.76 TYPICAL TYPICAL	6 5

NOTES: See Page 10.




Rev. 'B'

PAGE

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	MOTEO
STIVIDOL	MIN	MAX	NOTES
А	2.10	2.71	•••••
a1	3.00	3.70	
a2	0.63	1.14	3
В	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	6, 9
e1	. 17.65	17.90	
e2	7.62	8.12_	
F	7.29	7.70	
1		3.83	
К	10.90	12.10	
€	1.14	1 <i>.</i> 50	8

NOTES: See Page 10.



Rev. 'C'

PAGE 10

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(b).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All leads or terminals.
- 14 spaces for flat, SO and dual-in-line packages.
 16 spaces for chip carrier packages.
- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners 6 dimensions.
- 9. For all pins, either pin shape may be supplied.




Rev. 'C'

PAGE 10A

ISSUE 1

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		Norma
STIVIDOL	MIN.	MAX.	NOTES
A	6.75	7.06	***************************************
В	9.76	10.14	***************************************
С	1.49	1.95	
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TYI	PICAL	_5, 9
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYI		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY		

NOTES: See Page 10A.



Rev. 'C'


PAGE 11

ISSUE 1

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGE

CHIP CARRIER PACKAGE



(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND **DUAL-IN-LINE PIN OUTS** CHIP CARRIER PIN OUTS



PAGE 12 ISSUE 1

FIGURE 3(b) - TRUTH TABLE

WRITE FUNCTION TABLE

P1000000000000000	***************************************					
WRITE INPUTS			WORDS			
WR	WA	WE	0	1	2	3
L	L	L	Q=D	Qo	Q0	Q0
L	Н	L	Q0	Q=D	Q0	Q0
Н	L	L.	Q0	Q0	Q≖D	Q0
Н	Н	L	Q0	Q0	Q0	Q = D
Х	Х	Н	Q0	Q0	Q0	Q0

READ FUNCTION TABLE

REA	D INP	UTS	***************************************	OUTPUTS								
RB	RA RE		Q1	Q2	Q3	Q4						
L			W0B1	W0B2	W0B3	W0B4						
L	Н	L	W1B1	W1B2	:W1B3	W1B4						
Н	L	L	W2B1	W2B2	W2B3	W2B4						
Н	Н	L	W3B1	W3B2	W3B3	W3B4						
Χ	Χ	Н	Z	Z	Z	Z						


NOTES

- 1. Logic Level Definitions: L=Low Level, H=High Level, X=Irrelevant, Z=High Impedance.
- 2. (Q = D) = The 4 select internal flip-flop outputs will assume the states applied to the 4 external data inputs.
- 3. Q0 = The level of Q before the indicated input conditions were established.
- 4. WOB1 = The first bit of word 0. etc.

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM



NOTES

1. Pin numbers shown are for DIP and FP.




PAGE 13


ISSUE 1

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

INPUT PROTECTION



OUTPUT PROTECTION





PAGE 14

ISSUE

2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

4. <u>REQUIREMENTS</u>

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.

4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>

None

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



Rev. 'C'

PAGE 15

ISSUE 1

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2,' Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(b).



PAGE 16

ISSUE

9/1001601R F

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	· · · · · · · · · · · · · · · · · · ·	Y	<u></u>
		T	П
Detail Specification Number			
Type Variant (see Table 1(a))			
Testing Level (B or C, as applicable)			
Total Dose Irradiation Level (if applicable)			

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 <u>ELECTRICAL MEASUREMENTS</u>

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5)$ °C and -55 (+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	MIL-STD FIG. D/F = DIP AND FP		T		1			
NO.	CHARACTERISTICS	SYMBOL	METHOD		(PINS UNDER TEST	LIN	1ITS	UNIT
			ł	riG.	C = CCP	MIN	MAX	
1	Functional Test 1	~	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ $t_r = t_f < 1.0\mu s$ $f = 10kHz$ (min) Note 1	-	3	•
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz (min)$ Note 1	-	~	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ $f = 10kHz (min)$ Note 1	•	•	-
4 to 5	Quiescent Current	l _{DD}	3005	4(a)	V_{IL} = 0V, V_{IH} = 6.0V V_{DD} = 6.0V, V_{SS} = 0V All Outputs Open (Pin D/F 16) (Pin C 20)	-	0.4	μΑ
6 to 15	Input Current Low Level	liL.	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6.0V V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 1-2-3-4-5-11-12-13-14-15) (Pins C 2-3-4-5-7-14-15-17-18-19)	-	-50	nA
16 to 25	Input Current High Level	I _{IH}	3010	4(c)	V_{IN} (Under Test) = 6.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 1-2-3-4-5-11-12-13-14-15) (Pins C 2-3-4-5-7-14-15-17-18-19)		5 0	nA
26- to 29	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{\text{IL}} = 0.3 \text{V}, V_{\text{IH}} = 1.5 \text{V}$ $I_{\text{OL}} = 20 \mu \text{A}$ $V_{\text{DD}} = 2.0 \text{V}, V_{\text{SS}} = 0 \text{V}$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)		0.1	V



PAGE 18

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

·····		,		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~				×1 6/1
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	rig.	C = CCP	MIN	MAX	
30 to 33	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	V_{IL} = 0.9V, V_{IH} = 3.15V I_{OL} = 20µA V_{DD} = 4.5V, V_{SS} = 0V (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	-	0.1	V
34 to 37	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	-	0.1	V
38 to 41	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	V_{IL} = 0.9V, V_{IH} = 3.15V I_{OL} = 4.0mA V_{DD} = 4.5V, V_{SS} = 0V (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	~	0.26	V
42 to 45	Output Voltage					~	0.26	V
46 to 49	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	1.9	-	V
50 to 53	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	4.4	~	V
54 to 57	Output Voltage High Level 3	V _{ОНЗ}	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	5.9	ı-	V
58 to 61	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V$, $V_{IH} = 3.15V$ $I_{OH} = -4.0$ mA $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	3.98	**	V



PAGE 19

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

·]		**************		T		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIV	IITS I	UNIT
			883		C ≈ CCP)	MIN	MAX	
62 to 65	Output Voltage High Level 5	V _{OH5}	3006	4(e)	V_{IL} = 1.2V, V_{IH} = 4.2V I_{OH} = -5.2mA V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	5.48	-	V
66	Threshold Voltage N-Channel V_{THN} - $4(f)$ D_2 Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$, $I_{SS} = -10\mu$ (Pin D/F 8) (Pin C 10)						-1.45	V
67	Threshold Voltage P-Channel							V
68 to 77	Input Clamp Voltage (to V_{SS}) V _{IC1} - 4(h) I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-11-12-13-14-15) (Pins C 2-3-4-5-7-14-15-17-18-19)					-0.4	-0.9	V
78 to 87	Input ClampVoltage (to V _{DD})	V _{IC2}	·	4(h)	$I_{\rm IN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open All Other Pins Open (Pins D/F 1-2-3-4-5-11-12- 13-14-15) (Pins C 2-3-4-5-7-14-15- 17-18-19)	0.4	0.9	V
88 to 91	Output Leakage I _{OZL} 3006 4(i) V _{IN(RE)} = 6.0V		V_{IN} (Remaining Inputs) = 0V V_{OUT} = 0V V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 6-7-9-10)		~0.5 ~	μА		
92 to* 95	Current Third State (High Level Applied)				$V_{IN(\overline{RE})} = 6.0V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 6.0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)		0.5.	μA



PAGE 20 ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

ſ	T	····		1	<u> </u>			<u></u>
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			883	rid.	D/F = DIP AND FP C = CCP)	MIN	MAX	
96 to 105	Input Capacitance	rice C_{IN} 3012 4(j) V_{IN} (Not Under Test) = 0Vdc V_{DD} = V_{SS} = 0V Note 2 (Pins D/F 1-2-3-4-5-11-12-13-14-15) (Pins C 2-3-4-5-7-14-15-17-18-19)						pF
106 to 107	Propagation Delay Low to High, (RA or RB to Q4)	[†] PLH1	3003	4(k)	$\begin{array}{lll} V_{IN} \; (\text{Under Test}) \\ = \; \text{Pulse Generator} \\ V_{IN} \; (\text{Remaining Inputs}) \\ = \; \text{Figure 3(b)}. \\ V_{DD} \; = \; 4.5 \text{V, V}_{SS} \; = \; 0 \text{V} \\ \text{Note 3} \\ \hline \begin{array}{lll} P_{INS} \; D/F & P_{INS} \; C \\ \hline 4 \; \text{to} \; \; 6 & 5 \; \text{to} \; \; 8 \\ \hline 5 \; \text{to} \; \; 6 & 7 \; \text{to} \; \; 8 \\ \end{array}$	-	39	ns
108 to 109	Propagation Delay High to Low, (RA or RB to Q4)	₹PHL1	3003	4(k)	$\begin{array}{c} V_{IN} \text{ (Under Test)} \\ = \text{ Pulse Generator} \\ V_{IN} \text{ (Remaining Inputs)} \\ = \text{ Figure 3(b)} \\ V_{DD} = 4.5\text{V, V}_{SS} = 0\text{V} \\ \text{Note 3} \\ \underline{\frac{\text{Pins D/F}}{4\text{ to } 6}} \underline{\frac{\text{Pins C}}{5\text{ to } 8}} \\ \text{5 to } 6 \qquad 7\text{ to } 8 \\ \end{array}$	-	39	ns
110	Propagation Delay Low to High (WE to Q4)	t _{PLH2}	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 12 to 6 15 to 8	-	44	ns
111	Propagation Delay High to Low (WE to Q4)	t _{PHL2}	3003 - - - -	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 <u>Pins D/F</u> <u>Pins C</u> 12 to 6 15 to 8		44	ns



PAGE 21

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIN	NTS	UNIT
112	Propagation Delay Low to High, (D4 to Q4))	to High, to Q4))		~	37	ns		
113	Propagation Delay High to Low, (D4 to Q4)	tрнцз	3003	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 Pins D/F Pins C 3 to 6 4 to 8	-	37	ns
114	Transition Time Low to High	t _{TLH}	3004	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 (Pin D/F 6) (Pin C 8)	•	15	ns
115	Transition Time High to Low	† _{THL}	3004	4(k)	V _{IN} (Under Test) = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 (Pin D/F 6) (Pin C 8)	-	15	ns
116	Output Enable Time High Impedance to Low Output (RE to Q4)	[†] PZL	3003	4(k)	V _{IN(RE)} = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{SS} = 0V Note 3 <u>Pins D/F</u> <u>Pins C</u> 11 to 6 14 to 8		22	ns



PAGE 22

ISSUE 1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST		LIM	LIMITS		
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT	
117	Output Enable Time High Impedance to High Output (RE to Q4)	t₽ZH	3003	4(k)	$V_{IN(\overline{RE})}$ = Pulse Generator $V_{IN}(\overline{RE})$ = Pulse Generator $V_{IN}(\overline{RE})$ = Pulse Generator $V_{IN}(\overline{RE})$ = Pulse Generator $V_{IN}(\overline{RE})$ = Pilse Generator $V_{IN}(\overline{RE})$ = Pulse $V_{IN}(\overline{RE})$ =	-	22	ns	
118	Output Disable Time Low Output to High Impedance (RE to Q4)	t _{PLZ} :	3003	4(k)	V _{IN(RE)} = Pulse Generator V _{IN} (Remaining Inputs) = Figure 3(b) V _{DD} = 4.5V, V _{ss} = 0V Note 3 <u>Pins D/F</u> <u>Pins C</u> 11 to 6 14 to 8	-	24	ns	
119	Output Disable Time High Output to High Impedance (RE to Q4)	t₽HZ	3003	4(k)	$V_{IN(\overline{RE})}$ = Pulse Generator $V_{IN}(Remaining Inputs)$ = Figure 3(b) V_{DD} = 4.5V, V_{SS} = 0V Note 3 Pins D/F Pins C 11 to 6 14 to 8	ı	24	ns	

NOTES

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



PAGE 23 ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

r	TEST TEST CONDITIONS METHOD TEST (PINS LINDER TEST			***************************************				
NO.	CHARACTERISTICS	SYMBOL	METHOD	TEST	(PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	ONT
7	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, \ V_{IH} = 1.5V$ $V_{DD} = 2.0V, \ V_{SS} = 0V$ $t_r = t_f < 1.0\mu s$ $f = 10kHz \ (min)$ Note 1	-	*	•
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz (min)$ Note 1	•	~	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ $f = 10kHz (min)$ Note 1	-	-	•
4 to 5	Quiescent Current	l _{DD}	3005	4(a)	V_{IL} = 0V, V_{IH} = 6.0V V_{DD} = 6.0V, V_{SS} = 0V All Outputs Open (Pin D/F 16) (Pin C 20)	~	8.0	Ац
6 to 15	Input Current Low Level	l _{lk}	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6.0V V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 1-2-3-4-5-11-12-13-14-15) (Pins C 2-3-4-5-7-14-15-17-18-19)	•	~1.0	μΑ
16 to 25	Input Current High Level	Ін	3010	4(c)	V_{IN} (Under Test) = 6.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 1-2-3-4-5-11-12-13-14-15) (Pins C 2-3-4-5-7-14-15-17-18-19)	-	1.0	Aц
26- to 29	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	$V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $I_{OL} = 20\mu A$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)		0.1	V



PAGE 24

ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

r	T	T	T	<u> </u>		γ		
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	Civili
30 to 33	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	~	0.1	V
34 to : 37	Output Voltage V_{OL3} 3007 4(d) $V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)					-	0.1	V
38 to 41	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	V_{IL} = 0.9V, V_{IH} = 3.15V I_{OL} = 4.0mA V_{DD} = 4.5V, V_{SS} = 0V (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	-	0.4	V
42 to 45	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	V_{IL} = 1.2V, V_{IH} = 4.2V I_{OL} = 5.2mA V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	-	0.4	V
46 to 49	Output Voltage High Level 1	V _{OH1}	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	1.9	~	V
50 to 53	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -20\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	4.4	-	V
54 to 57	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$V_{IL} = 1.2V$, $V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	5.9	~	V
58 to 64	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0\text{mA}$ $V_{DD} = 4.5\overline{V}, V_{SS} = 0V$ (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	3.7	- 15m m	V



PAGE 25 ISSUE 1

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

	~~~~~	T			T			·····
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			883	rig.	D/F = DIP AND FP C = CCP)	MIN	MAX	
62 to 65	Output Voltage High Level 5	V _{OH5}	3006	4(e)	V_{IL} = 1.2V, V_{IH} = 4.2V I_{OH} = -5.2mA V_{DD} = 6.0V, V_{SS} = 0V (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	5.2	-	V
68 to 77	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	$I_{\rm IN}$ (Under Test) = -0.1mA $V_{\rm DD}$ = Open, $V_{\rm SS}$ = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-11-12- 13-14-15) (Pins C 2-3-4-5-7-14-15- 17-18-19)	-0.1	-1.2	V
78 to 87	Input ClampVoltage (to V _{DD})	V _{IC2}	-	4(h)	$I_{\rm JN}$ (Under Test) = 0.1mA $V_{\rm DD}$ = 0V, $V_{\rm SS}$ = Open, All Other Pins Open (Pins D/F 1-2-3-4-5-11-12- 13-14-15) (Pins C 2-3-4-5-7-14-15- 17-18-19)	0.1	1.2	V
88 to 91	Output Leakage Current Third State (Low Level Applied)	lozu	3006	4(i)	$\begin{array}{l} V_{IN(\overline{RE})}=6.0V\\ V_{IN}(\text{Remaining Inputs})=0V\\ V_{OUT}=0V\\ V_{DD}=6.0V,\ VSS0V\\ (\text{Pins D/F 6-7-9-10})\\ (\text{Pins C 8-9-12-13}) \end{array}$		-10	μΑ
92 to 95	Output Leakage Current Third State (High Level Applied)	Гоzн	3006	4(i)	$V_{IN(\overline{RE})} = 6.0V$ $V_{IN}(Remaining Inputs) = 0V$ $V_{OUT} = 6.0V$ $V_{DD} = 6.0V$, VSS0V (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	v	10	Αц



PAGE 26

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE


PATTERN -		INPUTS									OUTPUTS				PACKAGE	D.C. S	UPPLY
NO.	1 2	2	3 4	4 5	5 7	11 14	12 15	13 17	14 18	15 19	6 8	7 9	9 12	10 13	DIL, FP CCP	8 10	16 20
1	0	0	0	0	0	0	0	0	٥	0		OP	EN	•		V _{SS}	V _D
2	1	1	1	0	0	0	0	0	0	1		OP	EN			*	

NOTES

- Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.




PAGE 27


ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL





NOTES


- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OL}.
- 2. Each output to be tested separately.


NOTES

- V_{IN} = V_{IL} (max.) and/or V_{IH} (min.) as per Truth Table to give V_{OH}.
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL







PAGE 28

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)





FIGURE 4(i) - OUTPUT LEAKAGE CURRENT THIRD STATE




NOTES

1. Each input to be tested separately.

NOTES

1. Each output to be tested separately.

FIGURE 4(j) - INPUT CAPACITANCE



NOTES 1. Each input to be tested separately.

2. f = 100KHz to 1MHz.




PAGE 29


ISSUE 1


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS






NOTES: See Page 30.


PAGE 30

ISSUE 1

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

VOLTAGE WAVEFORMS (CONTINUED)





NOTES

- 1. Pulse Generator $V_P = 0$ to V_{DD} , t_r and $t_f \le 6$ ns, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$. 2. $C_L = 50$ pF \pm 5% including scope, wiring and stray capacitance without package in test fixture.

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±120	nA
6 to 15	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	nA
16 to 25	Input Current High Level	ИН	As per Table 2	As per Table 2	± 20	nA
38 to 41	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	V
58 to 61	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	± 0.2	V
66	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	± 0.3	V
67	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V



PAGE 31

ISSUE 1

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHĀRACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	V _{OUT}	Open or V _{SS}	-
3	Inputs - (Pins D/F 1-2-3-4-5-11-12-13-14-15) (Pins C 2-3-4-5-7-14-15-17-18-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0(+0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	V _{OUT}	Open or V _{DD}	***
3	Inputs - (Pins D/F 1-2-3-4-5-11-12-13-14-15) (Pins C 2-3-4-5-7-14-15-17-18-19)	V _{IN}	V_{DD}	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V_{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V
6	Duration	t	72	Hours

NOTES

- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



PAGE 32

ISSUE 1

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	Tamb	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins D/F 6-7-9-10) (Pins C 8-9-12-13)	V _{OUT}	V_{DD}	V
3	Inputs - (Pin D/F 1) (Pin C 2) (Pin D/F 2) (Pin C 3) (Pin D/F 3) (Pin C 4) (Pin D/F 4) (Pin C 5) (Pin D/F 5) (Pin C 7) (Pin D/F 11) (Pin C 14) (Pin D/F 12) (Pin C 15) (Pin D/F 13) (Pin C 17) (Pin D/F 14) (Pin C 18) (Pin D/F 15) (Pin C 19)	V _{IN}	V _{GEN2} V _{GEN3} V _{GEN4} V _{GEN8} V _{GEN7} V _{GEN9} V _{GEN10} V _{GEN6} V _{GEN5} V _{GEN1}	Vac
4	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
5	Pulse Frequency Square Wave	fGEN1 fGEN2 fGEN3 fGEN4 fGEN5 fGEN6 fGEN7	100k \pm 10%(3) 20k \pm 10%(3) 20k \pm 10%(3) 20k \pm 10%(4) 5.0k \pm 10%(3) 2.5k \pm 10%(3) 312.5 \pm 10%(3) 156 \pm 10%(3) $t_r = t_f \le 400ns$	Hz
6	Pulse Square Wave	GEN9 GEN10	One $5\mu s$ positive pulse each $35ms$ One $5\mu s$ positive pulse each $35ms$ $t_r = t_f \le 400ns$	*
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	6.0(+ 0 - 0.5)	V
8	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	0	V

NOTES


- 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.
- 2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.
- 3. Duty Cycle = 50%.
- 4. Duty Cycle = 20%.



PAGE 33


ISSUE 1

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 34

ISSUE 1

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



PAGE 35

ISSUE

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)</u>

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



PAGE 36

ISSUE 1

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

<u></u>			·			·····	<u> </u>	·
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	
1	Functional Test 1	~	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	~	As per Table 2	As per Table 2	-	-	~	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	~	_
4 to 5	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	±0.12	-	0.4	μА
6 to 15	Input Current Low Level	ŀμ	As per Table 2	As per Table 2	±20	-	-50	nA
16 to 25	Input Current High Level	lΗ	As per Table 2	As per Table 2	±20	•	50	nA
38 to 41	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	± 0.026	•	0.26	V
42 to 45	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026	-	0.26	٧
58 to 61	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	3.98	~	V
62 to 65	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	± 0.2	5.48	~	V
66	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	-0.45	- 1.45	٧
67	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V
88 to 91	Output Leakage Current Third State (Low Level Applied)	l _{OZL}	As per Table 2	As per Table 2	±0.2	-	~ 0.5	μA
92 to 95	Output Leakage Current Third State (High Level Applied)	Гохн	As per Table 2	As per Table 2	± 0.2	-	0.5	μA

NOTES


^{1.} The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



PAGE 37

ISSUE 1

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO. CH	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
						MIN	MAX	ONIT
4 to 5	Quiescent Current	aal	As per Table 2	As per Table 2	-	-	40	μА
66	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	±0.6	-0.4	~ 1.5	٧
67	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.6	0.4	1.4	V



Rev. 'C'

PAGE 38

ISSUE 1

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	AFFECTED DESCRIPTION OF DEVIATIONS			
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.			
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5 Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The ter limits of MIL-STD-883, Para. 4.5.8(c) may be used.				