

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, HCMOS 4-BIT BINARY COUNTERS WITH CLEAR, BASED ON TYPE 54HC4520 ESCC Detail Specification No. 9204/080

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 37

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# HCMOS 4-BIT BINARY COUNTERS WITH CLEAR,

# **BASED ON TYPE 54HC4520**

# ESA/SCC Detail Specification No. 9204/080

# space components coordination group

		Approved by					
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy				
Issue 1	June 1993	Tomments					
Revision 'A'	May 1994	Tommen's	total				
Revision 'B'	June 1995	Tommer S	(A) oom				
Revision 'C'	January 2002	1. HO	- A-				



PAGE 2

ISSUE 1


# DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'A'	May '94	Cover Page DCN P9. Figure 2(c) : Drawing altered. P15. Para. 4.4.2 : Lead Finish, Types amended.	None None 22988 221050
'B'	June '95	P1. Cover Page P2. DCN P9. Figure 2(c) : In the table, dimensions A and B min. amended	None None 221256
,C,	Jan. '02	P1.       Cover page       Page count amended         P2.       DCN       Appendix 'A', Manufacturer added         P3.       T of C       Appendix 'A', Manufacturer added         P5.       Para. 1.3       New sentence added         P6.       Table 1(a)       New Variants 12 and 13 added         P7.       Figure 2(a)       Side Elevation corrected         P8.       Figure 2(c)       In the drawing, Pin No. 20 location corrected         P10.       Notes to Figures       Title amended to read 2(a) to 2(d)         P10.       Notes to Figures 2(d)       New Figure added         P11.       Figure 2(d)       New Sentence inserted after 'No. 23500'         P13.       Para. 4.3.2       Text amended to include SO         Para. 4.5.2       T ext amended to include SO         Para. 4.5.2       New Page and Deviations added         Para. 4.5.2       New Page and Deviations added	221603 None 221603 221503 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221564 221603

ESA/SCC Detail Specification No. 9204/080	PAGE 3 ISSUE 1							
TABLE OF CONTENTS								
1. <u>GENERAL</u>	Page 5							
<ul> <li>1.1 Scope</li> <li>1.2 Component Type Variants</li> <li>1.3 Maximum Ratings</li> <li>1.4 Parameter Derating Information</li> <li>1.5 Physical Dimensions</li> <li>1.6 Pin Assignment</li> <li>1.7 Truth Table</li> <li>1.8 Circuit Schematic</li> <li>1.9 Functional Diagram</li> <li>1.10 Handling Precautions</li> <li>1.11 Input and Output Protection Networks</li> </ul>	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5							
2. <u>APPLICABLE DOCUMENTS</u>	14							
3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	14							
4. <u>REQUIREMENTS</u>	14							
<ul> <li>4.1 General</li> <li>4.2 Deviations from Generic Specification</li> <li>4.2.1 Deviations from Special In-process Controls</li> <li>4.2.2 Deviations from Final Production Tests</li> <li>4.2.3 Deviations from Burn-in Tests</li> <li>4.2.4 Deviations from Qualification Tests</li> <li>4.2.5 Deviations from Lot Acceptance Tests</li> <li>4.3 Mechanical Requirements</li> <li>4.3.1 Dimension Check</li> <li>4.3.2 Weight</li> <li>4.4 Materials and Finishes</li> <li>4.4.1 Case</li> <li>4.4.2 Lead Material and Finish</li> <li>4.5 Marking</li> <li>4.5.1 General</li> <li>4.5.2 Lead Identification</li> <li>4.5.3 The SCC Component Number</li> <li>4.5.4 Traceability Information</li> <li>4.6 Electrical Measurements at Room Temperature</li> <li>4.6.2 Electrical Measurements at High and Low Temperatures</li> <li>4.6.3 Circuits for Electrical Measurements</li> <li>4.7 Burn-in Tests</li> <li>4.7.1 Parameter Drift Values</li> <li>4.7.2 Conditions for H.T.R.B. and Power Burn-in</li> <li>4.7.3 Electrical Measurements on Completion of Environmental Tests</li> <li>4.8 Conditions for Operating Life Tests</li> </ul>	$     \begin{array}{r}       14 \\       15 \\       15 \\       15 \\       15 \\       15 \\       15 \\       16 \\$							
<ul><li>4 8.5 Electrical Circuits for Operating Life Tests</li><li>4.8.6 Conditions for High Temperature Storage Test</li></ul>	34 34							

81011101100000000000000000000000000000	000000000000000000000000000000000000000					
	sec F	Rev. 'C'	PAGE ISSUE	4 1		
4.9 4.9.1 4.9.2 4.9.3 <b>TABLE</b>		<u>Paqe</u> 34 34 34 34 34				
TABLES1(a)Type Variants1(b)Maximum Ratings2Electrical Measurements at Room Temperature - d.c. Parameters Electrical Measurements at Room Temperature - a.c. Parameters3Electrical Measurements at High and Low Temperatures4Parameter Drift Values5(a)Conditions for Burn-in High Temperature Reverse Bias, N-Channels5(b)Conditions for Burn-in High Temperature Reverse Bias, P-Channels5(c)Conditions for Power Burn-in and Operating Life Test6Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing7Electrical Measurements During and on Completion of Irradiation Testing						
FIGURES         1       Not applicable         2       Physical Dimensions         3(a)       Pin Assignment         3(b)       Truth Table         3(c)       Circuit Schematic         3(d)       Functional Diagram         3(e)       Input and Output Protection Networks         4       Circuits for Electrical Measurements         5(a)       Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels         5(b)       Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels         5(c)       Electrical Circuit for Power Burn-in and Operating Life Test         6       Bias Conditions for Irradiation Testing						
<u>APPEN</u> 'A'	DICES (Applicable to spe AGREED DEVIATIONS	cific Manufacturers only) FOR STMICROELECTRONICS (F)			37	

•



### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Dual 4-Bit Binary Counter with Clear, based on Type 54HC4520. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u>

As per Figure 3(d).

#### 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

#### 1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



6

PAGE

# TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
05	CHIP CARRIER	2(b)	2
10	D.I.L.	2(c)	G2
11	D.I.L.	2(c)	G4
12	SO CERAMIC	2(d)	G2
13	SO CERAMIC	2(d)	G4

## TABLE 1(b) - MAXIMUM RATINGS


NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	v	Notes 1, 2
З	Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> +0.5	v	Notes 1, 3
4	Device Dissipation (Continuous)	PD	300	mW	Note 4
5	Supply Current	IDDop	50	mA	
6	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 265 + 245	°C	Note 5 Note 6

## <u>NOTES</u>

- 1. Device is functional for  $2.0V \le V_{DD} \le 6.0V$ .
- 2. Input current limited to  $I_{IC} = \pm 20$ mA.
- 3. Output current limited to  $I_{OUT} = \pm 25 \text{mA}$ .
- 4. The maximum device dissipation is determined by IDDop max. (50mA) x 6.0V.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.


### FIGURE 1 - PARAMETER DERATING INFORMATION


Not applicable.



### FIGURE 2 - PHYSICAL DIMENSIONS

### FIGURE 2(a) - FLAT PACKAGE, 16-PIN






SYMBOL	MILLIM	NOTEO	
STMBOL	MIN	NOTES	
A	6.75	7.06	
В	9.76	10.14	
C	1.49	1.95	
D	0.10	0.15	8
E	8.76	9.01	
F	1.27 T	5, 9	
G	0.38	0.48	8
Н	6.0	-	8
L	18.75	22.0	
M	0.33	0.43	· ·
N	4.31 TY		



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)




NOTES: See Page 10.



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(c) - DUAL-IN-LINE PACKAGE, 16-PIN



NOTES: See Page 10.



PAGE 10

### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(b).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within  $\pm 0.13$ mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within  $\pm 0.25$ mm of it's true longitudinal position relative to Pin 1 and the highest pin number.
- 5. All leads or terminals.
- 6. 14 spaces for flat, SO and dual-in-line packages.


16 spaces for chip carrier packages.

- 7. Index corner only 2 dimensions.
- 8. 3 non-index corners ~ 6 dimensions.
- 9. For all pins, either pin shape may be supplied.



# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIM	NOTES	
OTMOOL	MIN.	MAX.	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	************
D	0.102	0.152	8
Е	8.76	9.01	
F	1.27 TYI	5, 9	
G	0.38	0.48	8
Н	0.60	0.90	8
K	9.00 TYF		
L	10	10.65	***************************************
M	0.33	0.43	
N	4.31 TYI	***********************************	

NOTES: See Page 10.

			20000000000000000000000000000000000000
C SEE	ESA/SCC Detail Specification No. 9204/080	Rev. 'C'	PAGE 11 ISSUE 1

### FIGURE 3(a) - PIN ASSIGNMENT

### DUAL-IN-LINE, SO AND FLAT PACKAGE

CHIP CARRIER PACKAGE

2 EN

2 CLK

NC

VSS

1 CLR


13 (

12

11 (

10

9



(TOP VIEW)

(TOP VIEW)

# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND	4	0	2	4	r	0			~							
DUAL-IN-LINE PIN OUTS	1	4	3	4	5	b	1	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20



### FIGURE 3(b) - TRUTH TABLE (EACH COUNTER)


	INPUTS		CUNCTION
CLOCK	ENABLE	CLEAR	FUNCTION
	Н	L	Increment Counter
L		L	Increment Counter
	Х	L	No Change
Х		L	No Change
	L.	L	No Change
H		L	No Change
Х	х	Н	Q0 Thru Q3 = L

### **NOTES**

1. Logic Level Definitions: L=Low Level, H=High Level, X=Inelevant.

2. \_ = Transition Low to High, \_ = Transition High to Low.

#### TIMING CHART






#### FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM




#### <u>NOTES</u>


1. Pin numbers shown are for DIP and FP.

### FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

#### INPUT PROTECTION

#### **OUTPUT PROTECTION**







#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

- V<sub>IC</sub> = Input Clamp Voltage.
- I<sub>IC</sub> = Input Clamp Diode Current.

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on a lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

### 4 2.2 Deviations from Final Production Tests (Chart II) None.

- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



PAGE 15

# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 <u>MARKING</u>

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(b).



#### 4 5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	920408001B F
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	I
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125 (+0.5)$  °C and -55 (+5.0) °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values ( $\Delta$ ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

#### 4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



PAGE 17

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
		UTIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$ , $V_{IH} = 1.5V$ $V_{DD} = 2 0V$ , $V_{SS} = 0V$ $t_r = t_f < 1.0 \mu s$ f = 10 kHz (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	~	-	
4 to 5	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	0.4	μΑ
6 to 11	Input Current Low Level	Ι <sub>ΙΙ.</sub>	3009	4(b)	$V_{IN}$ (Under Test) = 0V $V_{IN}$ (Remaining Inputs) = 6.0V $V_{DD}$ = 6.0V, $V_{SS}$ = 0V (Pins D/F 1-2-7-9-10-15) (Pins C 2-3-9-12-13-19)	-	-50	nA
12 to 17	Input Current High Level	l <sub>ii-i</sub>	3010	4(c)	$V_{IN} \text{ (Under Test) } = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-7-9-10-15) (Pins C 2-3-9-12-13-19)	-	50	nA
18 to 25	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$\begin{array}{l} V_{IL} = 0.3V,  V_{IH} = 1.5V \\ I_{OL} = 20\mu A \\ V_{DD} = 2.0V,  V_{SS} = 0V \\ (Pins  D/F  3-4-5-6-11-12-13-14) \\ (Pins  C  4-5-7-8-14-15-17-18) \end{array}$		0.1	V

NOTES: See Page 19.



ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
		OTTIBOL	MIL-STD FIG. 883		D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
26 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$\begin{array}{ll} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OL} = 20\mu A \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pins  D/F  3-4-5-6-11-12-13-14) \\ (Pins  C  4-5-7-8-14-15-17-18) \end{array}$	~	0.1	V
34 to 41	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17-18)	~	0.1	V
42 to 49	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17-18)	~	0.26	V
50 to 57	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17-18)	~	0.26	V
58 to 65	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$V_{IL} = 0.3V, V_{IH} = 1.5V$ $I_{OH} = -20\mu A$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17-18)	1.9	-	V
66 to 73	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OH} = -20\mu A \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pins  D/F  3-4-5-6-11-12-13-14) \\ (Pins  C  4-5-7-8-14-15-17-18) \end{array}$	4.4	~	V
74 to 81	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 1.2 V,  V_{IH} = 4.2 V \\ I_{OH} = -20 \mu A \\ V_{DD} = 6.0 V,  V_{SS} = 0 V \\ (Pins  D/F  3.4-5-6-11-12-13-14) \\ (Pins  C  4-5-7-8-14-15-17-18) \end{array}$	5.9	-	V



PAGE 19

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	МАХ	0.017
82 to 89	Output Voltage High Level 4	V <sub>OH4</sub>	3006	4(e)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OH} = -4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17-18)		-	V
90 to 97	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17-18)	5.48	~	V
98	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(f)	1CLR Input at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$ , $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
99	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(g)	1CLR Input at Ground All Other Inputs: $V_{IN} = -5.0V$ $V_{SS} = -5.0V$ , $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.45	1.35	V
100 to 105	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(h)	$I_{IN}$ (Under Test) = -0.1mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 1-2-7-9-10-15) (Pins C 2-3-9-12-13-19)	-0.4	-0.9	V
106 to 111	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$I_{IN} \text{ (Under Test)} = 0.1\text{mA}$ $V_{DD} = 0V, V_{SS} = \text{Open}$ All Other Pins Open (Pins D/F 1-2-7-9-10-15) (Pins C 2-3 9-12-13-19)	0.4	0.9	V

### <u>NOTES</u>

- 1. Maximum time to output comparator strobe 30µs.
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.
- 4. Measurement performed on a sample basis, LTPD7 or lower (see Annex I of ESA/SCC 9000).
- 5. A pulse, having the following conditions shall be applied to the clock input: Vp = 0V to  $V_{DD}$  Vdc. Maximum clock frequency  $f_{(CL)}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	NTS	UNIT
		o mbol	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	мах	
112 to 117	Input Capacitance	C <sub>IN</sub>	3012	4(i)	$V_{IN}$ (Not Under Test) = 0Vdc . $V_{DD} = V_{SS} = 0V$ Note 2 (Pins D/F 1-2-7-9-10-15) (Pins C 2-3-9-12-13-19)	-	10	рF
118 to 119	Propagation Delay Low to High, (CLK to Q3)	t₽LH1	3003	4(j)	$\begin{array}{l} V_{IN} \mbox{ (Under Test)} \\ = \mbox{ Pulse Generator} \\ V_{IN} \mbox{ (Remaining Inputs)} \\ = \mbox{ Figure 3(b).} \\ V_{DD} \mbox{ = } 4.5V, \mbox{ V}_{SS} \mbox{ = } 0V \\ Note 3 \\ \hline \mbox{ Note 3} \\ \hline \mbox{ Pins D/F} \\ \hline \mbox{ 1 to } 6 \\ \hline \mbox{ 2 to } 8 \\ \hline \mbox{ 9 to } 14 \\ \hline \mbox{ 1 2 to } 18 \end{array}$	-	38	ns
120 to 121	Propagation Delay High to Low, (CLK to Q3)	t₽HL 1	3003	4(j)	$V_{IN} \text{ (Under Test)}$ = Pulse Generator $V_{IN} \text{ (Remaining Inputs)}$ = Figure 3(b) $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\frac{\text{Pins D/F}}{1 \text{ to } 6} = \frac{\text{Pins C}}{2 \text{ to } 8}$ 9 to 14 12 to 18	-	38	ns
122 to 123	Propagation Delay Low to High (Enable to Q3)	tpl.H2	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)}$ $= Figure 3(b)$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\frac{Pins D/F}{2 \text{ to } 6} \frac{Pins C}{3 \text{ to } 8}$ 10 to 14 13 to 18	-	38	ns
124 to 125	Propagation Delay High to Low (Enable to Q3)	tpHL2	3003	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator}$ $V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 $\frac{Pins D/F}{2 \text{ to } 6} = \frac{Pins C}{3 \text{ to } 8}$ 10 to 14 13 to 18	-	38	ns

NOTES: See Page 19.



PAGE 21

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD FIG. 883		D/F = DIP AND FP C = CCP)	MIN	МАХ	
126 to 127	Propagation Delay High to Low, (CLR to Q3)	tphl3	3003	4(j)		-	41	ns
128 to 129	Transition Time Low to High	t <sub>TLH</sub>	3004	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pins D/F 6-14) (Pins C 8-18)	~	15	ns
130 to 131	Transition Time High to Low	t <sub>THL</sub>	3004	4(j)	$V_{IN} \text{ (Under Test)} = Pulse Generator} = Pulse Generator} V_{IN} \text{ (Remaining Inputs)} = Figure 3(b)} = V_{DD} = 4.5V, V_{SS} = 0V$ Note 3 (Pins D/F 6-14) (Pins C 8-18)	-	15	ns
132 to 135	Maximum Clock Frequency	f <sub>(CL)</sub>	-	4(j)	Clock = Pulse Generator $V_{DD}$ = 4.5V, $V_{SS}$ = 0V Notes 4 and 5 (Pins D/F 1-2-9-10) (Pins C 2-3-12-13)	25	~	MHz

NOTES: See Page 19.



ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r = t_f < 1.0 \mu s$ f = 10 kHz (min) Note 1	~	-	-
2	Functional Test 2		-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_i = t_f < 400ns$ f = 10kHz (min) Note 1	-	-	-
4 to 5	Quiescent Current	I <sub>DD</sub>	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open (Pin D/F 16) (Pin C 20)	-	8.0	μА
6 to 11	Input Current Low Level	ļ <sub>IL</sub>	3009	4(b)	$V_{IN} \text{ (Under Test)} = 0V \\ V_{IN} \text{ (Remaining Inputs)} \\ = 6.0V \\ V_{DD} = 6.0V, V_{SS} = 0V \\ \text{(Pins D/F 1-2-7-9-10-15)} \\ \text{(Pins C 2-3-9-12-13-19)}$	-	-1.0	μΑ
12 to 17	Input Current High Level	lιμ	3010	4(c)	$V_{IN} \text{ (Under Test) } = 6.0V$ $V_{IN} \text{ (Remaining Inputs)}$ $= 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 1-2-7-9-10-15) (Pins C 2-3-9-12-13-19)	-	1.0	μА
18 to 25	Output Voltage Low Level 1	V <sub>OL1</sub>	3007	4(d)	$\begin{array}{l} V_{IL} = 0.3V,  V_{IH} = 1.5V \\ I_{OL} = 20 \mu A \\ V_{DD} = 2.0V,  V_{SS} = 0V \\ (Pins  D/F  3-4-5-6-11-12-13-14) \\ (Pins C  4-5-7-8-14-15-17-18) \end{array}$	-	0.1	V

NOTES: See Page 19.



ISSUE 1

# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
26 to 33	Output Voltage Low Level 2	V <sub>OL2</sub>	3007	4(d)	$V_{\text{HL}} = 0.9V, V_{\text{HH}} = 3.15V$ $I_{\text{OL}} = 20\mu\text{A}$ $V_{\text{DD}} = 4.5V, V_{\text{SS}} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17- 18)	-	0.1	V
34 to 41	Output Voltage Low Level 3	V <sub>OL3</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17- 18)	-	0.1	V
42 to 49	Output Voltage Low Level 4	V <sub>OL4</sub>	3007	4(d)	$V_{IL} = 0.9V, V_{IH} = 3.15V$ $I_{OL} = 4.0mA$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17- 18)	-	0.4	V
50 to 57	Output Voltage Low Level 5	V <sub>OL5</sub>	3007	4(d)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OL} = 5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17- 18)	-	0.4	V
58 to 65	Output Voltage High Level 1	V <sub>OH1</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.3V,  V_{IH} = 1.5V \\ I_{OH} = -20\mu A \\ V_{DD} = 2.0V,  V_{SS} = 0V \\ (Pins  D/F  3{\text -}4{\text -}5{\text -}6{\text -}11{\text -}12{\text -}13{\text -}14) \\ (Pins  C  4{\text -}5{\text -}7{\text -}8{\text -}14{\text -}15{\text -}17{\text -}18) \end{array}$	1.9	-	V
66 to 73	Output Voltage High Level 2	V <sub>OH2</sub>	3006	4(e)	$\begin{array}{l} V_{IL} = 0.9V,  V_{IH} = 3.15V \\ I_{OH} = -20\mu A \\ V_{DD} = 4.5V,  V_{SS} = 0V \\ (Pins  D/F  3.4.5\text{-}6\text{-}11\text{-}12\text{-}13\text{-}14) \\ (Pins C  4\text{-}5\text{-}7\text{-}8\text{-}14\text{-}15\text{-}17\text{-}18) \end{array}$	4.4	·	V



# TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

1		T	provenence	3				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITŚ	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	CNIT
74 to 81	Output Voltage High Level 3	V <sub>OH3</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -20\mu A$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17- 18)	5.9	-	V
82 to 89	High Level 4 $ \begin{array}{c c} I_{OH} = -4.0\text{mA} \\ V_{DD} = 4.5\text{V}, V_{SS} = 0\text{V} \\ (Pins D/F 3-4-5-6-11-12-14) \\ (Pins C 4-5-7-8-14-15-12-14) \end{array} $			$V_{DD} = 4.5V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13-	3.7	-	V	
90 to 97	Output Voltage High Level 5	V <sub>OH5</sub>	3006	4(e)	$V_{IL} = 1.2V, V_{IH} = 4.2V$ $I_{OH} = -5.2mA$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins D/F 3-4-5-6-11-12-13- 14) (Pins C 4-5-7-8-14-15-17- 18)	5.2	-	V
100 to 105	Input Clamp Voltage $V_{IC1}$ - 4(h) $I_{IN}$ (Under Test) = -0.1mA $V_{DD}$ = Open, $V_{SS}$ = 0V All Other Pins Open (Pins D/F 1-2-7-9-10-15) (Pins C 2-3-9-12-13-19)		-0.1	-1.2	V			
106 to 111	Input ClampVoltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(h)	$\begin{split} &I_{IN} \; (\text{Under Test}) \; = \; 0.1 \text{mA} \\ &V_{DD} \; = \; 0 \text{V}, \; V_{SS} \; = \; \text{Open}, \\ &\text{All Other Pins Open} \\ &(\text{Pins D/F 1-2-7-9-10-15}) \\ &(\text{Pins C 2-3-9-12-13-19}) \end{split}$	0.1	1.2	V

NOTES: See Page 19.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - QUIESCENT AND ACTIVE SUPPLY CURRENT TEST TABLE

PATTERN			INP	UTS						OUT	PUTS	;			PACKAGE	D.C. S	SUPPLY	
NO.	2 3	7 9	9 12	10 13	15 19	3 4	4 5	5 7	6 8	11 14	12 15	13 17	14 18	DIL, FP CCP	8 10	16 20		
1	1	1	1	1	1	1				OPE	EN	~~~~				V <sub>SS</sub>	V <sub>DD</sub>	
(3)	1	1	0		1	0				OPE	ÊN							
2	0	1	0	0	1	0	OPEN					V						


#### NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , f = Transition from Low to High.

- 2.
- 3. Repeat 15 times.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL




#### NOTES

1. Each input to be tested separately.




1. Each input to be tested separately.




### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL




#### FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL



#### **NOTES**

- 1.  $V_{IN} = V_{IL}$  (max.) and/or  $V_{IH}$  (min.) as per Truth Table to give  $V_{OL}$ .
- 2. Each output to be tested separately.


### FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL



#### NOTES

- V<sub>IN</sub> = V<sub>IL</sub> (max.) and/or V<sub>IH</sub> (min.) as per Truth Table to give V<sub>OH</sub>.
- 2. Each output to be tested separately.


#### FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL






### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(h) - INPUT CLAMP VOLTAGE




NOTES 1. Each input to be tested separately.




**NOTES** 1. Each input to be tested separately. 2. f = 100KHz to 1MHz.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)





#### <u>NOTES</u>

1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_i$  and  $t_f \le 6ns$ , f = 1.0MHz minimum, 50% Duty Cycle,  $Z_{OUT} = 50\Omega$ . 2.  $C_L = 50pF \pm 5\%$  including scope, wiring and stray capacitance without package in test fixture.



PAGE 29

ISSUE 1

# TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	l <sub>DD</sub>	As per Table 2	As per Table 2	± 120	nA
6 to 11	Input Current Low Level	h <sub>L.</sub>	As per Table 2	As per Table 2	±20	nA
12 to 17	Input Current High Level	IIH	As per Table 2	As per Table 2	± 20	nA
42 to 49	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.026	V
82 to 89	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	V
98	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
99	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	± 0.3	V



# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-7-8-14-15-17-18)	Vout	Open or V <sub>SS</sub>	-
3	Inputs - (Pins D/F 1-2-7-9-10-15) (Pins C 2-3-9-12-13-19)	V <sub>IN</sub>	V <sub>SS</sub>	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

#### **NOTES**

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega min$ . to  $10k\Omega max$ .

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-7-8-14-15-17-18)	Vout	Open or V <sub>DD</sub>	~
3	Inputs - (Pins D/F 1-2-7-9-10-15) (Pins C 2-3-9-12-13-19)	V <sub>IN</sub>	V <sub>DD</sub>	V
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V <sub>DD</sub>	6.0( + 0-0.5)	V
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V <sub>SS</sub>	0	V
6	Duration	t	72	Hours

#### <u>NOTES</u>

1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

2. Output Load =  $1k\Omega$  min to  $10k\Omega$  max.



ISSUE 1


# TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.		CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient T	emperature	Tamb	+ 125( + 0-5)	°C
2	Outputs -	(Pins D/F 3-4-5-6-11-12-13-14) (Pins C 4-5-7-8-14-15-17-18)	Vour	V <sub>DD</sub>	V
3	Inputs -	(Pins D/F 1-9) (Pins C 2-12)	V <sub>IN</sub>	V <sub>GEN1</sub>	Vac
4	Inputs -	(Pins D/F 2-10) (Pins C 3-13)	V <sub>IN</sub>	V <sub>GEN2</sub>	Vac
5	Inputs -	(Pins D/F 7-15) (Pins C 9-19)	V <sub>IN</sub>	V <sub>GEN3</sub>	Vac
6	Pulse Volta	age	V <sub>GEN</sub>	0V to V <sub>DD</sub>	Vac
7	Pulse Frec	uency Square Wave	f <sub>GEN1</sub>	$100k \pm 10\%$ $t_r = t_f \le 400$ ns	Hz
8	Pulse Squ	are Wave	GEN2 GEN3	One 5 $\mu$ s negative pulse each 35ms One 5 $\mu$ s positive pulse each 35ms $t_r = t_f \le 400$ ns	-
9	Positive St (Pin D/F 10 (Pin C 20)		V <sub>DD</sub>	6.0( + 0-0.5)	V
10	Negative S (Pin D/F 8) (Pin C 10)		V <sub>SS</sub>	0	V


#### **NOTES**

- 1. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.
- 2. Output Load =  $1k\Omega$  min. to  $10k\Omega$  max.

3.	V <sub>GEN1</sub>	
	625Hz	
	V <sub>GEN2</sub>	5μs μ μ 5μs μ μ
	V <sub>GEN3</sub>	<sup>5µs</sup> او <sup>5µs</sup> 5µs او





# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS




NOTES 1. Pin numbers in parenthesis are for the chip carrier package.

# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS





# FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \degree C$ .

#### 4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{aub} = +22 \pm 3 \text{ °C}$ .

#### 4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

#### 4.9 TOTAL DOSE IRRADIATION TESTING

#### 4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

#### 4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

#### 4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.


The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.




### TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS	ABSOLUTE		
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	МАХ	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	~	-
2	Functional Test 2	~	As per Table 2	As per Table 2	~	-	-	-
3	Functional Test 3	~	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	lop	As per Table 2	As per Table 2	±0.12	-	0.4	μА
6 to 11	Input Current Low Level	Ι <sub>ΙL</sub>	As per Table 2	As per Table 2	±20	-	-50	nA
12 to 17	Input Current High Level	IIH	As per Table 2	As per Table 2	±20	-	50	nA
42 to 49	Output Voltage Low Level 4	V <sub>OL4</sub>	As per Table 2	As per Table 2	± 0.026	-	0.26	V
50 to 57	Output Voltage Low Level 5	V <sub>OL5</sub>	As per Table 2	As per Table 2	± 0.026	-	0.26	V
82 to 89	Output Voltage High Level 4	V <sub>OH4</sub>	As per Table 2	As per Table 2	±0.2	3.98	-	V
90 to 97	Output Voltage High Level 5	V <sub>OH5</sub>	As per Table 2	As per Table 2	±0.2	5.48	~	V
98	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	± 0.3	- 0.45	- 1.45	V
99	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	0.45	1.35	V

**NOTES** 1 The change limits ( $\Delta$ ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.



# FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



#### NOTES

- 1. Pin numbers in parenthesis are for the chip carrier package.
- 2. Input Protection Resistor =  $680\Omega$  min. to  $47k\Omega$  max.

# TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE	ABSOLUTE		
	CONTRACTE NOTION	0,111001	TEST METHOD	CONDITIONS	(Δ)	MIN	МАХ	UNIT
4 to 5	Quiescent Current	loD	As per Table 2	As per Table 2	-	~	40	μΑ
98	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.6	- 0.4	-1.5	V
99	Threshold Voltage P-Channel	VIHP	As per Table 2	As per Table 2	± 0.6	04	1.4	V



PAGE 37

#### APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS			
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255.			
	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL - STD - 883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life Test During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			