Pages 1 to 20

# INTEGRATED CIRCUITS, SILICON MONOLITHIC, ADVANCED CMOS TRIPLE 3-INPUT NAND GATE WITH FULLY BUFFERED OUTPUTS

## BASED ON TYPE 54AC10

## ESCC Detail Specification No. 9201/139

| | |
|---|---|
| Issue 2 | December 2005 |

Document Custodian: European Space Agency - see https://escies.org

## LEGAL DISCLAIMER AND COPYRIGHT

**DOCUMENTATION CHANGE NOTICE**

(Refer to https://escies.org for ESCC DCR content)

| DCR No. | CHANGE DESCRIPTION |
|---|---|
| 208 | Editorial and technical changes per DCR. |

**TABLE OF CONTENTS**

## 1. GENERAL

### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

(a) ESCC Generic Specification No. 9000.
(b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component number shall be constituted as follows:

Example: 920113901A
- Detail Specification Reference: 9201139
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: A (as required)

#### 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

| Variant Number | Based on Type | Case | Terminal Material and /or Finish | Weight max g | Total Dose Radiation Level Letter |
|---|---|---|---|---|---|
| 01 | 54AC10 | FP | G2 | 0.7 | A [300kRAD(Si)] |
| 02 | 54AC10 | FP | G4 | 0.7 | A [300kRAD(Si)] |

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

The Total Dose Radiation Level Letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order, the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

| Characteristics | Symbols | Maximum Ratings | Units | Remarks |
|---|---|---|---|---|
| Supply Voltage | $V_{DD}$ | -0.5 to 7 | V | Note 1 |
| Input Voltage | $V_{IN}$ | -0.5 to $V_{DD}$ +0.5 | V | Notes 1, 2 |
| Output Voltage | $V_{OUT}$ | -0.5 to $V_{DD}$ +0.5 | V | Notes 1, 3 |
| Device Power Dissipation (Continuous) | $P_D$ | 500 | mW | |
| Supply Current | $I_{DDop}$ | 50 | mA | |
| Operating Temperature Range | $T_{op}$ | -55 to +125 | $^oC$ | $T_{amb}$ |
| Storage Temperature Range | $T_{stg}$ | -65 to +150 | $^oC$ | |
| Soldering Temperature | $T_{sol}$ | +260 | $^oC$ | Note 4 |

**NOTES:**

1. Device is functional for $2V \leq V_{DD} \leq 6V$.
2. Input current limited to $I_{IC} = \pm 20mA$.
3. Output current limited to $I_{OUT} = \pm 50mA$.
4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 2000 Volts.

1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

Flat Package (FP) - 14 Pin




| Symbols | Dimensions mm | | Notes |
|---|---|---|---|
| | Min | Max | |
| A | 2.31 | 2.72 | |
| b | 0.38 | 0.48 | 3 |
| c | 0.1 | 0.18 | 3 |
| D | 9.27 | 9.73 | |
| E | 6.19 | 6.5 | |
| E2 | 3.68 TYPICAL | | |
| E3 | 0.76 | - | |
| e | 1.27 | | 2, 4 |
| L | 6.86 | 7.62 | 3 |
| Q | 0.66 | 1.14 | 3 |
| S1 | 0.13 | - | 5 |

**NOTES:**

1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the area shown.
2. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
3. All terminals.
4. 12 spaces.
5. 4 places.

1.8 FUNCTIONAL DIAGRAM




1.9 PIN ASSIGNMENT

| Pin | Function | Pin | Function |
|---|---|---|---|
| 1 | 1A Input | 8 | 3Y Output |
| 2 | 1B Input | 9 | 3C Input |
| 3 | 2A Input | 10 | 3B Input |
| 4 | 2B Input | 11 | 3A Input |
| 5 | 2C Input | 12 | 1Y Output |
| 6 | 2Y Output | 13 | 1C Input |
| 7 | $V_{SS}$ | 14 | $V_{DD}$ |

1.10 TRUTH TABLE

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.
2. Positive Logic: $Y = \overline{A.B.C.}$

EACH GATE

| INPUTS | | | OUTPUT |
|---|---|---|---|
| A | B | C | Y |
| H | H | H | L |
| L | X | X | H |
| X | L | X | H |
| X | X | L | H |

1.11 PROTECTION NETWORKS




## 2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

None.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

(a) Terminal identification.
(b) The ESCC qualified components symbol (for ESCC qualified components only).
(c) The ESCC Component Number.
(d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at $T_{amb}$=+22 ± 3°C.

| Characteristics | Symbols | MIL-STD-883 Test Method | Test Conditions Note 1 | Limits | | Units |
|---|---|---|---|---|---|---|
| | | | | Min | Max | |
| Functional Test 1 | - | 3014 | Verify Truth Table without Load $V_{IL}$=0.9V,$V_{IH}$=2.1V $V_{DD}$=3V,$V_{SS}$=0V Note 2 | - | - | - |
| Functional Test 2 | - | 3014 | Verify Truth Table without Load $V_{IL}$=1.35V,$V_{IH}$=3.15V $V_{DD}$=4.5V,$V_{SS}$=0V Note 2 | - | - | - |
| Functional Test 3 | - | 3014 | Verify Truth Table without Load $V_{IL}$=1.65V,$V_{IH}$=3.85V $V_{DD}$=5.5V,$V_{SS}$=0V Note 2 | - | - | - |
| Quiescent Current | $I_{DD}$ | 3005 | $V_{IL}$=0V,$V_{IH}$=5.5V $V_{DD}$=5.5V,$V_{SS}$=0V Note 3 | - | 2 | µA |
| Low Level Input Current | $I_{IL}$ | 3009 | $V_{IN}$ (Under Test)=0V $V_{DD}$=5.5V,$V_{SS}$=0V | - | -100 | nA |
| High Level Input Current | $I_{IH}$ | 3010 | $V_{IN}$ (Under Test)=5.5V $V_{DD}$=5.5V,$V_{SS}$=0V | - | 100 | nA |
| Low Level Output Voltage 1 | $V_{OL1}$ | 3007 | $V_{IL}$=0.9V, $V_{IH}$=2.1V $I_{OL}$=50µA $V_{DD}$=3V, $V_{SS}$=0V | - | 100 | mV |
| Low Level Output Voltage 2 | $V_{OL2}$ | 3007 | $V_{IL}$=1.35V, $V_{IH}$=3.15V $I_{OL}$=50µA $V_{DD}$=4.5V, $V_{SS}$=0V | - | 100 | mV |
| Low Level Output Voltage 3 | $V_{OL3}$ | 3007 | $V_{IL}$=1.65V, $V_{IH}$=3.85V $I_{OL}$=50µA $V_{DD}$=5.5V, $V_{SS}$=0V | - | 100 | mV |

| Characteristics | Symbols | MIL-STD-883 Test Method | Test Conditions Note 1 | Limits | | Units |
|---|---|---|---|---|---|---|
| | | | | Min | Max | |
| Low Level Output Voltage 4 | $V_{OL4}$ | 3007 | $V_{IL}$=0.9V, $V_{IH}$=2.1V<br>$I_{OL}$=12mA<br>$V_{DD}$=3V, $V_{SS}$=0V | - | 360 | mV |
| Low Level Output Voltage 5 | $V_{OL5}$ | 3007 | $V_{IL}$=1.35V, $V_{IH}$=3.15V<br>$I_{OL}$=24mA<br>$V_{DD}$=4.5V, $V_{SS}$=0V | - | 360 | mV |
| Low Level Output Voltage 6 | $V_{OL6}$ | 3007 | $V_{IL}$=1.65V, $V_{IH}$=3.85V<br>$I_{OL}$=24mA<br>$V_{DD}$=5.5V, $V_{SS}$=0V | - | 360 | mV |
| Low Level Output Voltage 7 | $V_{OL7}$ | 3007 | $V_{IL}$=1.65V, $V_{IH}$=3.85V<br>$I_{OL}$=50mA<br>$V_{DD}$=5.5V, $V_{SS}$=0V<br>Note 4 | - | 1.65 | V |
| High Level Output Voltage 1 | $V_{OH1}$ | 3006 | $V_{IL}$=0.9V, $V_{IH}$=2.1V<br>$I_{OH}$=-50µA<br>$V_{DD}$=3V, $V_{SS}$=0V | 2.9 | - | V |
| High Level Output Voltage 2 | $V_{OH2}$ | 3006 | $V_{IL}$=1.35V, $V_{IH}$=3.15V<br>$I_{OH}$=-50µA<br>$V_{DD}$=4.5V, $V_{SS}$=0V | 4.4 | - | V |
| High Level Output Voltage 3 | $V_{OH3}$ | 3006 | $V_{IL}$=1.65V, $V_{IH}$=3.85V<br>$I_{OH}$=-50µA<br>$V_{DD}$=5.5V, $V_{SS}$=0V | 5.4 | - | V |
| High Level Output Voltage 4 | $V_{OH4}$ | 3006 | $V_{IL}$=0.9V, $V_{IH}$=2.1V<br>$I_{OH}$=-12mA<br>$V_{DD}$=3V, $V_{SS}$=0V | 2.56 | - | V |
| High Level Output Voltage 5 | $V_{OH5}$ | 3006 | $V_{IL}$=1.35V, $V_{IH}$=3.15V<br>$I_{OH}$=-24mA<br>$V_{DD}$=4.5V, $V_{SS}$=0V | 3.86 | - | V |
| High Level Output Voltage 6 | $V_{OH6}$ | 3006 | $V_{IL}$=1.65V, $V_{IH}$=3.85V<br>$I_{OH}$=-24mA<br>$V_{DD}$=5.5V, $V_{SS}$=0V | 4.86 | - | V |
| High Level Output Voltage 7 | $V_{OH7}$ | 3006 | $V_{IL}$=1.65V, $V_{IH}$=3.85V<br>$I_{OH}$=-50mA<br>$V_{DD}$=5.5V, $V_{SS}$=0V<br>Note 4 | 3.85 | - | V |
| Input Clamp Voltage 1, to $V_{SS}$ | $V_{IC1}$ | - | $I_{IN}$ (Under Test)= -1mA<br>$V_{DD}$=Open, $V_{SS}$=0V<br>All Other Pins Open | -0.4 | -1.5 | V |
| Input Clamp Voltage 2, to $V_{DD}$ | $V_{IC2}$ | - | $I_{IN}$ (Under Test)= 1mA<br>$V_{DD}$=0V, $V_{SS}$=Open<br>All Other Pins Open | 0.4 | 1.5 | V |

| Characteristics | Symbols | MIL-STD-883 Test Method | Test Conditions Note 1 | Limits | | Units |
|---|---|---|---|---|---|---|
| | | | | Min | Max | |
| Input Capacitance | $C_{IN}$ | 3012 | $V_{IN}$ (Not Under Test)=0V<br>$V_{DD}$=5V, $V_{SS}$=0V<br>f = 100 kHz to 1 MHz<br>Note 5 | - | 8 | pF |
| Propagation Delay Low to High 1, 1B to 1Y | $t_{PLH1}$ | 3003 | $V_{IN}$(Under Test)=Pulse Generator<br>$V_{IN}$(Remaining Inputs)=Truth Table<br>$V_{IL}$=0V, $V_{IH}$=3V<br>$V_{DD}$=3V, $V_{SS}$=0V<br>Note 6 | 1 | 9.5 | ns |
| Propagation Delay High to Low 1, 1B to 1Y | $t_{PHL1}$ | 3003 | $V_{IN}$(Under Test)=Pulse Generator<br>$V_{IN}$(Remaining Inputs)=Truth Table<br>$V_{IL}$=0V, $V_{IH}$=3V<br>$V_{DD}$=3V, $V_{SS}$=0V<br>Note 6 | 1 | 8.5 | ns |
| Propagation Delay Low to High 2, 1B to 1Y | $t_{PLH2}$ | 3003 | $V_{IN}$(Under Test)=Pulse Generator<br>$V_{IN}$(Remaining Inputs)=Truth Table<br>$V_{IL}$=0V, $V_{IH}$=4.5V<br>$V_{DD}$=4.5V, $V_{SS}$=0V<br>Note 6 | 1 | 7 | ns |
| Propagation Delay High to Low 2, 1B to 1Y | $t_{PHL2}$ | 3003 | $V_{IN}$(Under Test)=Pulse Generator<br>$V_{IN}$(Remaining Inputs)=Truth Table<br>$V_{IL}$=0V, $V_{IH}$=4.5V<br>$V_{DD}$=4.5V, $V_{SS}$=0V<br>Note 6 | 1 | 6 | ns |

2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at $T_{amb}$=+125 (+0 -5) $^{o}$C and $T_{amb}$=- 55(+5-0)$^{o}$C.

| Characteristics | Symbols | MIL-STD-883 Test Method | Test Conditions Note 1 | Limits | | Units |
|---|---|---|---|---|---|---|
| | | | | Min | Max | |
| Functional Test 1 | - | 3014 | Verify Truth Table without Load<br>$V_{IL}$=0.9V,$V_{IH}$=2.1V<br>$V_{DD}$=3V,$V_{SS}$=0V<br>Note 2 | - | - | - |

| Characteristics | Symbols | MIL-STD-883 Test Method | Test Conditions Note 1 | Limits | | Units |
|---|---|---|---|---|---|---|
| | | | | Min | Max | |
| Functional Test 2 | - | 3014 | Verify Truth Table without Load $V_{IL}$=1.35V,$V_{IH}$=3.15V $V_{DD}$=4.5V,$V_{SS}$=0V Note 2 | - | - | - |
| Functional Test 3 | - | 3014 | Verify Truth Table without Load $V_{IL}$=1.65V,$V_{IH}$=3.85V $V_{DD}$=5.5V,$V_{SS}$=0V Note 2 | - | - | - |
| Quiescent Current | $I_{DD}$ | 3005 | $V_{IL}$=0V,$V_{IH}$=5.5V $V_{DD}$=5.5V,$V_{SS}$=0V Note 3 | - | 80 | µA |
| Low Level Input Current | $I_{IL}$ | 3009 | $V_{IN}$ (Under Test)=0V $V_{DD}$=5.5V,$V_{SS}$=0V | - | -1 | µA |
| High Level Input Current | $I_{IH}$ | 3010 | $V_{IN}$ (Under Test)=5.5V $V_{DD}$=5.5V,$V_{SS}$=0V | - | 1 | µA |
| Low Level Output Voltage 1 | $V_{OL1}$ | 3007 | $V_{IL}$=0.9V, $V_{IH}$=2.1V $I_{OL}$=50µA $V_{DD}$=3V, $V_{SS}$=0V | - | 100 | mV |
| Low Level Output Voltage 2 | $V_{OL2}$ | 3007 | $V_{IL}$=1.35V, $V_{IH}$=3.15V $I_{OL}$=50µA $V_{DD}$=4.5V, $V_{SS}$=0V | - | 100 | mV |
| Low Level Output Voltage 3 | $V_{OL3}$ | 3007 | $V_{IL}$=1.65V, $V_{IH}$=3.85V $I_{OL}$=50µA $V_{DD}$=5.5V, $V_{SS}$=0V | - | 100 | mV |
| Low Level Output Voltage 4 | $V_{OL4}$ | 3007 | $V_{IL}$=0.9V, $V_{IH}$=2.1V $I_{OL}$=12mA $V_{DD}$=3V, $V_{SS}$=0V | - | 500 | mV |
| Low Level Output Voltage 5 | $V_{OL5}$ | 3007 | $V_{IL}$=1.35V, $V_{IH}$=3.15V $I_{OL}$=24mA $V_{DD}$=4.5V, $V_{SS}$=0V | - | 500 | mV |
| Low Level Output Voltage 6 | $V_{OL6}$ | 3007 | $V_{IL}$=1.65V, $V_{IH}$=3.85V $I_{OL}$=24mA $V_{DD}$=5.5V, $V_{SS}$=0V | - | 500 | mV |
| Low Level Output Voltage 7 | $V_{OL7}$ | 3007 | $V_{IL}$=1.65V, $V_{IH}$=3.85V $I_{OL}$=50mA $V_{DD}$=5.5V, $V_{SS}$=0V Note 4 | - | 1.65 | V |
| High Level Output Voltage 1 | $V_{OH1}$ | 3006 | $V_{IL}$=0.9V, $V_{IH}$=2.1V $I_{OH}$=-50µA $V_{DD}$=3V, $V_{SS}$=0V | 2.9 | - | V |

| Characteristics | Symbols | MIL-STD-883 Test Method | Test Conditions Note 1 | Limits | | Units |
|---|---|---|---|---|---|---|
| | | | | Min | Max | |
| High Level Output Voltage 2 | $V_{OH2}$ | 3006 | $V_{IL}$=1.35V, $V_{IH}$=3.15V<br>$I_{OH}$=-50µA<br>$V_{DD}$=4.5V, $V_{SS}$=0V | 4.4 | - | V |
| High Level Output Voltage 3 | $V_{OH3}$ | 3006 | $V_{IL}$=1.65V, $V_{IH}$=3.85V<br>$I_{OH}$=-50µA<br>$V_{DD}$=5.5V, $V_{SS}$=0V | 5.4 | - | V |
| High Level Output Voltage 4 | $V_{OH4}$ | 3006 | $V_{IL}$=0.9V, $V_{IH}$=2.1V<br>$I_{OH}$=-12mA<br>$V_{DD}$=3V, $V_{SS}$=0V | 2.4 | - | V |
| High Level Output Voltage 5 | $V_{OH5}$ | 3006 | $V_{IL}$=1.35V, $V_{IH}$=3.15V<br>$I_{OH}$=-24mA<br>$V_{DD}$=4.5V, $V_{SS}$=0V | 3.7 | - | V |
| High Level Output Voltage 6 | $V_{OH6}$ | 3006 | $V_{IL}$=1.65V, $V_{IH}$=3.85V<br>$I_{OH}$=-24mA<br>$V_{DD}$=5.5V, $V_{SS}$=0V | 4.7 | - | V |
| High Level Output Voltage 7 | $V_{OH7}$ | 3006 | $V_{IL}$=1.65V, $V_{IH}$=3.85V<br>$I_{OH}$=-50mA<br>$V_{DD}$=5.5V, $V_{SS}$=0V<br>Note 4 | 3.85 | - | V |

2.3.3 Notes to Electrical Measurement Tables

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic. Inputs not under test shall be $V_{IN}$=$V_{SS}$ or $V_{DD}$ and outputs not under test shall be open.
2. Functional tests shall be performed to verify Truth Table with $V_{OH}$≥0.7$V_{DD}$, $V_{OL}$≤0.3$V_{DD}$.
3. Quiescent Current shall be tested using the following input conditions:
   (a) A Inputs = B Inputs = $V_{IH}$
   (b) A Inputs = B Inputs = $V_{IL}$
4. Test shall be performed on only one output at a time with a duration not to exceed 2ms.
5. Guaranteed but not tested.
6. Measurements shall be performed as a go-no-go test on a 100% basis. Read and record measurements shall be performed on a sample of 5 components.
   The pulse generator shall have the following characteristics:
   $V_{GEN}$ = 0 to $V_{DD}$; f = 1 MHz minimum; $t_r$ and $t_f$ ≤ 3ns (10% to 90%); duty cycle = 50%; $R_L$ = 500Ω
   Output load capacitance $C_L$ = 50pF + 5% including scope probe, wiring and stray capacitance without component in the test fixture.
   Propagation delay shall be measured referenced to the 50% input and output voltages. All paths shall be tested.

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at $T_{amb}$ =+22±3$^{o}$C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

| Characteristics | Symbols | Limits | | | Units |
|---|---|---|---|---|---|
| | | Drift Value Δ | Absolute | | |
| | | | Min | Max | |
| Quiescent Current | $I_{DD}$ | ±0.15 | - | 2 | µA |
| Low Level Input Current | $I_{IL}$ | ±20 | - | -100 | nA |
| High Level Input Current | $I_{IH}$ | ±20 | - | 100 | nA |
| Low Level Output Voltage 6 | $V_{OL6}$ | ±40 | - | 360 | mV |
| High Level Output Voltage 6 | $V_{OH6}$ | ±0.2 | 4.86 | - | V |

**NOTES:**
Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{amb}$ =+22±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

| Characteristics | Symbols | Limits | | | Units |
|---|---|---|---|---|---|
| | | Drift Value Δ | Absolute | | |
| | | | Min | Max | |
| Functional Test 1 | - | - | - | - | – |
| Functional Test 2 | - | - | - | - | – |
| Functional Test 3 | - | - | - | - | – |
| Quiescent Current | $I_{DD}$ | ±0.15 | - | 2 | µA |
| Low Level Input Current | $I_{IL}$ | ±20 | - | -100 | nA |
| High Level Input Current | $I_{IH}$ | ±20 | - | 100 | nA |
| Low Level Output Voltage 1 | $V_{OL1}$ | ±40 | - | 100 | mV |
| Low Level Output Voltage 2 | $V_{OL2}$ | ±40 | - | 100 | mV |
| Low Level Output Voltage 3 | $V_{OL3}$ | ±40 | - | 100 | mV |
| Low Level Output Voltage 4 | $V_{OL4}$ | ±40 | - | 360 | mV |
| Low Level Output Voltage 5 | $V_{OL5}$ | ±40 | - | 360 | mV |
| Low Level Output Voltage 6 | $V_{OL6}$ | ±40 | - | 360 | mV |
| Low Level Output Voltage 7 | $V_{OL7}$ | – | - | 1.65 | V |
| High Level Output Voltage 1 | $V_{OH1}$ | ±0.2 | 2.9 | - | V |
| High Level Output Voltage 2 | $V_{OH2}$ | ±0.2 | 4.4 | - | V |
| High Level Output Voltage 3 | $V_{OH3}$ | ±0.2 | 5.4 | - | V |
| High Level Output Voltage 4 | $V_{OH4}$ | ±0.2 | 2.56 | - | V |
| High Level Output Voltage 5 | $V_{OH5}$ | ±0.2 | 3.86 | - | V |
| High Level Output Voltage 6 | $V_{OH6}$ | ±0.2 | 4.86 | - | V |
| High Level Output Voltage 7 | $V_{OH7}$ | – | 3.85 | - | V |

**NOTES:**

1 Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

2 The drift values (Δ) are applicable to the Operating Life Test only.

2.6 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS

2.6.1 N-Channel HTRB

| Characteristics | Symbols | Test Conditions | Units |
|---|---|---|---|
| Ambient Temperature | $T_{amb}$ | +125 (+0 -5) | $^{o}C$ |
| Outputs Y (all gates) | $V_{OUT}$ | Open or $V_{SS}$ | V |
| Inputs A, B, C (all gates) | $V_{IN}$ | $V_{SS}$ | V |
| Positive Supply Voltage | $V_{DD}$ | 6 (+0 -0.5) | V |
| Negative Supply Voltage | $V_{SS}$ | 0 | V |
| Duration | t | 72 | Hours |

**NOTES:**
1. Input Protection Resistor = 680Ω min to 47kΩ max.
2. Output Load = 1kΩ min to 10kΩ max.

2.6.2 P-Channel HTRB

| Characteristics | Symbols | Test Conditions | Units |
|---|---|---|---|
| Ambient Temperature | $T_{amb}$ | +125 (+0 -5) | $^{o}C$ |
| Outputs Y (all gates) | $V_{OUT}$ | Open or $V_{SS}$ | V |
| Inputs A, B, C (all gates) | $V_{IN}$ | $V_{DD}$ | V |
| Positive Supply Voltage | $V_{DD}$ | 6 (+0 -0.5) | V |
| Negative Supply Voltage | $V_{SS}$ | 0 | V |
| Duration | t | 72 | Hours |

**NOTES:**
1. Input Protection Resistor = 680Ω min to 47kΩ max.
2. Output Load = 1kΩ min to 10kΩ max.

2.7 POWER BURN-IN CONDITIONS

| Characteristics | Symbols | Test Conditions | Units |
|---|---|---|---|
| Ambient Temperature | $T_{amb}$ | +125 (+0 -5) | $^{o}C$ |
| Outputs Y (all gates) | $V_{OUT}$ | $V_{DD}/2$ | V |
| Inputs B, C (all gates) | $V_{IN}$ | $V_{DD}$ | V |
| Inputs A (all gates) | $V_{IN}$ | $V_{GEN}$ | V |
| Pulse Voltage | $V_{GEN}$ | 0V to $V_{DD}$ | V |
| Pulse Frequency Square Wave | $f_{GEN}$ | 100k ± 10%<br>50 ± 15% Duty Cycle<br>$t_r = t_f \leq 8ns$ | Hz |
| Positive Supply Voltage | $V_{DD}$ | 6 (+0 -0.5) | V |
| Negative Supply Voltage | $V_{SS}$ | 0 | V |

**NOTES:**
1. Input Protection Resistor = 680Ω min to 47kΩ max.
2. Output Load = 1kΩ min to 10kΩ max.

2.8 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

2.9 TOTAL DOSE RADIATION TESTING

2.9.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified below. 50% of the radiation test samples shall be subjected to Bias Condition 1 and 50% to Bias Condition 2.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

*2.9.1.1 Bias Condition 1*

| Characteristics | Symbols | Test Conditions | Units |
|---|---|---|---|
| Ambient Temperature | $T_{amb}$ | +22±3 | $^{o}C$ |
| Outputs Y (all gates) | $V_{OUT}$ | Open | V |
| Inputs A, B, C (all gates) | $V_{IN}$ | $V_{SS}$ | V |
| Positive Supply Voltage | $V_{DD}$ | 5.5±5% | V |
| Negative Supply Voltage | $V_{SS}$ | 0 | V |

**NOTES:**
1. Input Protection Resistor = 1KΩ min ±20%.

*2.9.1.2 Bias Condition 2*

| Characteristics | Symbols | Test Conditions | Units |
|---|---|---|---|
| Ambient Temperature | $T_{amb}$ | +22±3 | $^{o}C$ |
| Outputs Y (all gates) | $V_{OUT}$ | Open | V |
| Inputs A, B, C (all gates) | $V_{IN}$ | 5 | V |
| Positive Supply Voltage | $V_{DD}$ | 5.5±5% | V |
| Negative Supply Voltage | $V_{SS}$ | 0 | V |

**NOTES:**
1. Input Protection Resistor = 1KΩ min ±20%.

2.9.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at $T_{amb}$ = +22 ± 3 $^{o}$C.
The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below.

Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

| Characteristics | Symbols | Limits | | | Units |
|---|---|---|---|---|---|
| | | Drift Values Δ | Absolute | | |
| | | | Min | Max | |
| Quiescent Current | $I_{DD}$ | - | - | 40 | µA |
| Threshold Voltage N-Channel | $V_{THN}$ | ±0.6 | -0.4 | -1.5 | V |
| Threshold Voltage P-Channel | $V_{THP}$ | ±0.6 | 0.4 | 1.4 | V |

**APPENDIX 'A'**

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

| ITEMS AFFECTED | DESCRIPTION OF DEVIATIONS |
|---|---|
| Deviations from Production Control - Chart F2 | Electrostatic Discharge Sensitivity Test Method: These components are categorised as class 2 (2000 V) per MIL-STD-883 Method 3015. |
| Deviations from Production Control (Wafer Lot Acceptance) - Chart F2 | Total Dose Radiation Testing: The test method and procedure shall be as specified in MIL-STD-883 Method 1019 condition A. |
| Deviations from Screening Tests - Chart F3 | External Visual Inspection: The criteria applicable to chip outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).<br><br>High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| Deviations from Qualification and Periodic Tests - Chart F4 | External Visual Inspection: The criteria applicable to chip outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).<br><br>Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. |
| Deviations from High and Low Temperatures Electrical Measurements | High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.<br><br>A summary of the pilot lot testing shall be provided if required by the Purchase Order. |
| Deviations from Room Temperature Electrical Measurements | All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the detail specification.<br><br>A summary of the pilot lot testing shall be provided if required by the Purchase Order. |