

Page i

## TRANSISTORS, MOSFET, N-CHANNEL, POWER,

## **BASED ON TYPE 2N6782**

## ESCC Detail Specification No. 5205/014

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 25

## TRANSISTORS, MOSFET, N-CHANNEL, POWER

## BASED ON TYPE 2N6782

## ESA/SCC Detail Specification No. 5205/014



# space components coordination group

		Approved by			
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 1	March 1984				
Revision A	July 1988	-	A-A-		
Revision B	Sept. 1989	200mh	tap lapp		
Revision 'C'	February 1992	Tomomens	Fun leit		
Revision 'D'	March 1993	Tommens	tan lat		



Rev. 'D'

ISSUE 1

#### **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date		Approved DCR No.
'A'	July '88	P1. Cover page P2. DCN P11. Para. 4.2.2 : PIND Test and Condition added	None None 22623
'B'	Sept. 89	P1. Cover page P2. DCN P11. Para. 4.2.1 : Paragraph amended P13. Para. 4.3.2 : Weight amended	None None 22534 23368
°C'	Feb. '92	<ul> <li>P1. Cover Page</li> <li>P2. DCN</li> <li>P5. Para. 1.2 : Paragraph amended</li> <li>P6. Table 1(a) : "Lead Material and/or Finish" column added</li> <li>P11. Para. 2 : MIL-STD-1276 deleted, "ESA/SCC Basic Spec. No. 23500" added</li> <li>Para. 4.2.2 : Bond Strength and Die Shear Test deviations deleted</li> <li>P13. Para. 4.2.3 : H.T.R.B. deviation deleted</li> <li>P13. Para. 4.2.3 : H.T.R.B. deviation deleted, subsequent deviations renumbered</li> <li>: Radiographic Inspection deviation deleted</li> <li>Para. 4.2.4 : Bond Strength and Die Shear Test deviations deleted</li> <li>Para. 4.2.4 : Paragraph amended</li> </ul>	None 21021 21025 21025 23499 21043 23499 21049 23499 21025
, Д,	March '93	<ul> <li>P1. Cover page</li> <li>P2. DCN</li> <li>P16. Table 2 : Limits for items 6 and 7 amended</li> </ul> This document has been transferred from hardcopy to electronic format. The content is unchanged but minor differences in presentation exist.	None 22968

	See	ESA/SCC Detail Specification No. 5205/014		PAGE ISSUE	3
		TABLE OF CONTENTS		-	
1.	GENERAL			P	bage 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7	Scope Component Type Varian Maximum Ratings Parameter Derating Info Physical Dimensions Functional Diagram Handling Precautions				5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUM	ENTS			11
3.	TERMS, DEFINITIONS	, ABBREVIATIONS, SYMBOLS AND U	INITS		11
4.	<b>REQUIREMENTS</b>				11
4.1 4.2 4.2.1 4.2.2	General Deviations from Generic Deviations from Special Deviations from Final Pr	In-Process Controls oduction Tests (Chart II)			11 11 11 11
4.2.3 4.2.4 4.2.5 4.3 4.3.1	Deviations from Qualific Deviations from Lot Acc Mechanical Requirement Dimension Check	eptance Tests (Chart V)			11 11 11 12 12
4.3.2 4.3.3 4.4 4.4.1 4.4.2	Weight Terminal Strength Materials and Finishes Case Lead Material and Finish				12 12 12 12 12 12
4.4.2 4.5 4.5.1 4.5.2 4.5.3 4.5.4	Marking General Lead Identification The SCC Component N Traceability Information				12 13 13 13 13 13
4.5.5	Marking of Small Comp	onents			13

		 ·	
<b>See</b>	ESA/SCC Detail Specification No. 5205/014	PAGË ISSUE	4 1

		Page
4.6	Electrical Measurements	14
4.6.1	Electrical Measurements at Room Temperature	14
4.6.2	Electrical Measurements at High and Low Temperatures	14
4.6.3	Circuits for Electrical Measurements	14
4.7	Burn-In Tests	14
4.7.1	Parameter Drift Values	14
4.7.2	Conditions for Burn-in	14
4.7.3	Electrical Circuits for Burn-in	14
4.8	Environmental and Endurance Tests	24
4.8.1	Electrical Measurements on Completion of Environmental Tests	24
4.8.2	Electrical Measurements at Intermediate Points and on Completion of Endurance Tests	24
4.8.3	Conditions for Operating Life Tests (Part of Endurance Testing)	24
4.8.4	Electrical Circuits for Operating Life Tests	24
4.8.5	Conditions for High Temperature Storage Test (Part of Endurance Testing)	24

#### **TABLES**

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	15
	Electrical Measurements at Room Temperature - a.c. Parameters	16
3	Electrical Measurements at High and LowTemperatures	17
4	Parameter Drift Values	20
5(a)	Conditions for HTRB	21
5(b)	Conditions for Burn-in and Operating Life Tests	22
6	Electrical Measurements at Intermediate Points and on Completion of Endurance Testing	25

#### **FIGURES**

1	Parameter Derating Information	7
2	Physical Dimensions	8
3	Functional Diagram	10
4	Test Circuits	18
5(a)	Electrical Circuit for HTRB	21
5(b)	Electrical Circuit for Burn-in and Operational Life	23

**APPENDICES** (Applicable to specific Manufacturers only) None.



5

PAGE

#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOP</u>E

This specification details the ratings, physical and electrical characteristics, test and inspection data for a Silicon, N-channel, enhancement-mode, MOSFET, 3.5A power transistor, based on Type 2N6782.

It shall be read in conjunction with ESA/SCC Generic Specification No. 5000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

See Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the transistors specified herein, are scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION

The parameter derating information applicable to the transistors specified herein is shown in Figure 1.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the transistors specified herein are shown in Figure 2.

#### 1.6 FUNCTIONAL DIAGRAM

The functional diagram, showing lead identification, of the transistors specified herein, is shown in Figure 3.

#### 1.7 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be taken for protection during all phases of manufacture, testing, packaging, shipment and any handling.



Rev. 'C'

6

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CHARACTERISTICS	LEAD MATERIAL AND FINISH
01	2N6782	See Table 2	D2


### TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Drain-Source Voltage	V <sub>DS</sub>	100	Vdc	
2	Gate-Source Voltage	V <sub>GS</sub>	±20	Vdc	
3	Gate-Drain Voltage	V <sub>GD</sub>	100	Vdc	
4	Drain Current (Continuous)	۱ <sub>D</sub>	3.5	Adc	At T <sub>case</sub> = +25°C
5	Drain Current (Continuous)	۱ <sub>D</sub>	2.25	Adc	At T <sub>case</sub> = +100°C
6	Drain Current (Pulsed)	I <sub>DM</sub>	8.0	Adc	
7	Total Power Dissipation (see curve Figure 1)	P <sub>tot</sub>	15	W	T <sub>amb</sub> ≤ +25°C (1)
8	Operating Temperature Range	T <sub>op</sub>	- 55 to + 150	°C	T <sub>amb</sub>
9	Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C	
10	Soldering Temperature	T <sub>sol</sub>	+235	°C	Time: ≤10s Distance to case:≥1.5mm

 $\frac{\text{NOTES}}{1. \text{ Derate linearly 0.12W/°C for } T_{case} > 25°C.$ 



#### FIGURE 1 - PARAMETER DERATING INFORMATION





V<sub>DS</sub> DRAIN-SOURCE VOLTAGE (VOLTS)

Maximum Safe Operating Area



#### FIGURE 2 - PHYSICAL DIMENSIONS







#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


SYMBOL	INC	HES	MILLIM	ETRES	NOTES	
STNBOL	MIN.	MAX.	MIN.	MAX.	NOTES	
А	0.160	0.180	4.074	4.57		
Øa	0.200	Typical	0.200	Typical	1	
Øb	0.016	ີ 0.021	0.41	0.53	7, 8	
Øb1	0.016	0.019	0.41	0.48	7, 8	
ØD	0.335	0.370	8.51	9.40		
ØD1	0.305	0.335	7.75	8.51		
h	0.009	0.041	0.23	1.04		
j	0.028	0.034	0.71	0.86	2	
k	0.029	0.045	0.74	1.14	3	
L	0.500	0.750	12.70	19.05	7, 8	
L1	-	0.050	-	1.27	7, 8	
L2	0.250	-	6.35	-	7, 8	
Р	0.100	-	2.54	-	5	
Q	-	0.050	-	1.27	4	
r	-	0.010	-	0.25	9	
a	45° 1	ypical	45° Ty	pical	6	

#### NOTES

- 1. Metric equivalents are given for general information only and are based upon 1inch = 25.4mm.
- 2. Beyond r (radius) maximum, j shall be held for a minimum length of 0.11" (0.28mm).
- 3. k measured from maximum ØD.
- 4. Outline in this zone is not controlled.
- ØD1 shall not vary more than 0.010" (0.25mm) in zone P. This zone is controlled for automatic handling.
   Leads at gauge plane 0.054" + 0.001", -0.001", -0.000" (1.37 + 0.03, -0.00 mm) below seating plane shall be within 0.007" (0.18mm) radius of true position (TP) at maximum material condition (MMC) relative to tab at MMC. The device may be measured by direct methods or by the gauge and gaugeing procedure shown in Figure 2.
- 7. Øb1 applies between L1 and L2. Øb applies between L2 and L minimum. Diameter is uncontrolled in L1 and beyond L minimum.
- 8. All three leads.
- 9. r (radius) applies to both inside corners of tab.



#### FIGURE 3 - FUNCTIONAL DIAGRAM



INTEGRAL BODY-DRAIN DIODE



#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 5000 for Discrete Semiconductor Components.
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices.
- (c) ESA/SCC Basic Specification No. 23500, Requirements for Lead Materials and Finishes for Components for Space Application.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply.

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the transistors specified herein are stated in this specification and ESA/SCC Generic Specification No. 5000 for Discrete Semiconductor Components. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

The following deviations from ESA/SCC Generic Specification No. 5000 shall apply:-

#### 4.2.1 Deviations from Special In-process Controls

(a) For testing levels 'B' and 'C', a Scanning Electron Microscope (SEM) inspection shall be performed on samples from each metallisation lot in accordance with ESA/SCC Basic Specification No. 21400.

#### 4.2.2 Deviations from Final Production Tests (Chart II)

None.



PAGE 12

### 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

(a) Burn-in Test: The duration shall be 240 hours.

- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 Deviations from Lot Acceptance Tests (Chart V) None.
- 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the transistors specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the transistors specified herein shall be 1.1 grammes.

#### 4.3.3 <u>Terminal Strength</u>

The requirements for terminal strength testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The test conditions shall be as follows:-

Test Condition :'A' (Tension).Applied Force :8 Ounces.Duration :10 seconds.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the transistors specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

Metal case, hermetically sealed, similar to JEDEC TO-39.

#### 4.4.2 Lead Material and Finish

The lead material shall be Type 'D' with Type '2' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500.



#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

Lead identification shall be as shown in Figures 2 and 3.

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>520501401B</u>
Detail Specification Number	
Type Variant	
Testing Level (B or C, as applicable)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.5.5 Marking of Small Components

When it is considered that the component is too small to accommodate the marking as specified above, as much as space permits shall be marked. The order of precedence shall be as follows:-

- (a) The SCC Component Number.
- (b) Date Code.
- (c) Serial Number
- (d) Manufacturers Identification or Symbol.

The marking information in full shall accompany each component in its primary package.



#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured at room temperature are scheduled in Table 2. The measurements shall be performed at  $T_{amb}$  = +25 ± 3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3.

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +25 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 <u>Conditions for Burn-in</u>

The requirements for burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 5000. The conditions for burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 Electrical Circuits for Burn-in

Circuits for use in performing the burn-in tests are shown in Figure 5 of this specification.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	CHARACTERISTICS	SYMBOL	MIL-STD 750	TEST CONDITIONS	LIMITS			
No.	CHARACTERISTICS	STINDUL	TEST METHOD	TEST CONDITIONS	MIN	MAX	UNIT	
1	Breakdown Voltage Drain-Source	B <sub>VDSS</sub>	3407	I <sub>D</sub> = 0.25mAdc Bias Cond. ′C′ V <sub>GS</sub> = 0V	100	-	Vdc	
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	V <sub>DS</sub> ≥V <sub>GS</sub> I <sub>D</sub> =0.5mAdc	2.0	4.0	Vdc	
3	Gate Current	I <sub>GSS</sub>	3411	V <sub>GS</sub> = 20Vdc Bias Cond. 'C' V <sub>DS</sub> = 0V		100	nAdc	
4	Drain Current	I <sub>DSS</sub>	3413	V <sub>DS</sub> = 100Vdc Bias Cond. 'C' V <sub>GS</sub> = 0V	-	0.25	mAdc	
5	Drain-Source ON Resistance	<sup>r</sup> ds(on)	3421	V <sub>GS</sub> = 10Vdc I <sub>D</sub> = 2.25Adc Note 1	-	0.6	Ω	
6	Drain-Source ON Voltage	V <sub>DS(ON)</sub>	3421	V <sub>GS</sub> = 10Vdc I <sub>D</sub> = 3.5Adc Note 1	-	2.10	Vdc	
7	Body Drain Diode Forward Voltage	V <sub>SD</sub>	4011	I <sub>S</sub> =3.5Adc Note 1	0.75	1.5	Vdc	

#### **NOTES**

1. Pulsed Measurement: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.



Rev. 'D'

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	MIL-STD 750 TEST METHOD	TEST CONDITIONS	LIMITS		UNIT
				(NOTE 6)	MIN	MAX	UNIT
1	Forward Transconductance	gfs	3455	V <sub>DS</sub> = 5.0V I <sub>D</sub> = 2.25Adc Note 1	1.0	3.0	S
2	Turn-on Delay Time	t <sub>d(ON)</sub>	3459	See Figure 4(a)	-	15	ns
3	Rise Time	t <sub>r</sub>	3251	$I_D = 2.25 \text{ Adc}$ $V_{DD} = 34 \text{Vdc}$	-	25	ns
4	Turn-on Delay Time	t <sub>d(OFF)</sub>	3251		-	25	ns
5	Fall Time	t <sub>f</sub>	3251		-	20	ns
6	Common Source Input Capacitance	C <sub>iss</sub>	3431	V <sub>DS</sub> = 25Vdc V <sub>GS</sub> = 0V, f = 1.0MHz	60	250	pF
7	Common Source Reverse Transfer Capacitance	C <sub>rss</sub>	3433	See Figure 4(b)	7.0	25	pF
8	Common Source Output Capacitance	C <sub>oss</sub>	3453		40	100	рF

#### **NOTES**

1. Pulsed Measurement: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.



#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

No.	CHARACTERISTICS	SYMBOL	MIL-STD 750	TEST CONDITIONS	LIMITS		UNIT	
NO.	CHARACTERISTICS	3 TIMBUL	TEST METHOD	TEST CONDITIONS	MIN	MAX		
1	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	$V_{DS} \ge V_{GS}$ $I_D = 0.5mAdc$ $T_{amb} = +125°C$	1.0	-	Vdc	
2	Gate Current	I <sub>GSS</sub>	3411	V <sub>GS</sub> = 20Vdc Bias Condition 'C' V <sub>DS</sub> = 0V T <sub>amb</sub> = +125°C	-	200	nAdc	
3	Drain Current	IDSS	3413	V <sub>DS</sub> = 80Vdc Bias Cond. 'C' T <sub>amb</sub> = +125°C Note 1	-	1.0	mAdc	
4	Drain Source ON Resistance	rds(on)	3421	$V_{GS} = 10V$ $I_D = 2.25Adc$ $T_{amb} = +125$ °C Note 1	-	1.08	Ω	
5	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	$V_{DS} \ge V_{GS}$ $I_D = 0.5mAdc$ $T_{amb} = -55°C$	-	5.0	Vdc	


#### **NOTES**

1. Pulsed: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(a) - SWITCHING TIMES TEST CIRCUIT




#### **NOTES**

1. When measuring rise time, V<sub>GS</sub> (ON) shall be as specified on the input waveform.

When measuring fall time, V<sub>GS</sub> (OFF) shall be as specified on the input waveform.

The input transition and drain voltage response detector shall have rise and fall response times such that doubling these responses will not affect the results greater than the precision of measurement. The current shall be sufficiently small so that doubling it does not affect test results greater than the precision of measurement.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




FIGURE 4(b) - CAPACITANCE TEST CIRCUIT

Test circuit for small-signal, common-source, short-circuit, output capacitance.

#### PROCEDURE

The capacitors C1 and C2 shall present apparent short circuits at the test frequency. L1 and L2 shall present a high a.c. impedance at the test frequency for isolation. The bridge shall have low d.c. resistance between its output terminals and should be capable of carrying the test current without affecting the desired accuracy of measurement.



PAGE 20

ISSUE 1

### TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	MIL-STD-750 TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
1	Gate Current	ΔI <sub>GSS</sub>	3411	V <sub>GS</sub> = 20Vdc Bias Condition 'C' V <sub>DS</sub> = 0V	±20 or ±100 of initial value, whichever is greater	nAdc %
2	Drain Current	ΔI <sub>DSS</sub>	3413	Vdc = 100Vdc Bias Condition 'C' V <sub>GS</sub> = 0V	±25 or ±100 of initial value, whichever is greater	μAdc %
3	Drain-Source On Resistance	Δr <sub>DS(ON)</sub>	3421	V <sub>GS</sub> = 10Vdc I <sub>D</sub> = 2.25Adc Note 1	±20 of initial value	%
4	Gate Threshold Voltage	$\Delta V_{GS(th)}$	3403	V <sub>DS</sub> ≥V <sub>GS</sub> I <sub>D</sub> =0.5mAdc	±20 of initial value	%


<u>NOTES</u> 1. Pulsed: Pulse Width ≤300 $\mu$ s, Duty Cycle ≤2.0%.



#### TABLE 5 - CONDITIONS FOR HTRB (PRE-CONDITIONING STRESS)

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 150	°C
2	Drain-Source Voltage	V <sub>DS</sub>	80	Vdc
3	Gate-Source Voltage	V <sub>GS</sub>	0	Vdc
4	Duration	-	48	Hrs

#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS





#### TABLE 5(b) - CONDITIONS FOR BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Junction Temperature	TJ	+ 140 ± 10 (1)	°C
2	Drain-Source Voltage	V <sub>DS</sub>	+ 10 min.	Vdc
3	Gate-Source Voltage	V <sub>GS</sub>	1.0 to 16	Vdc

#### **NOTES**


1. Using the circuit shown in Figure 5(b), power shall be applied to the device to achieve the specified junction temperature. The junction temperature (T<sub>J</sub>) should be determined as follows:-

$$T_J = (P_T) \times (R_{TH(J-C)}) + T_{case}.$$


 $\mathsf{P}_{\mathsf{T}} = (\mathsf{V}_{\mathsf{PS}}) \times (\mathsf{I}_{\mathsf{P}}).$ 

 $R_{TH(J-C)} = 8.33^{\circ}C/W.$ 

 $T_{case}$  = Measured value at the hottest point on the case.



#### FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN AND OPERATING LIFE TESTS





#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 5000)

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 2. The measurements shall be performed at  $T_{amb}$  = +25 ± 3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points and on Completion of Endurance Tests

The parameters to be measured at intermediate points and on completion of endurance testing are scheduled in Table 6

#### 4.8.3 <u>Conditions for Operation Life Tests (Part of Endurance Testing)</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The conditions for operating life testing shall be the same as specified in Table 5(b) for the burn-in test.

#### 4.8.4 Electrical Circuits for Operating Life Tests

The circuit to be used for performance of the operating life tests shall be the same as shown in Figure 5(b) for the burn-in test.

#### 4.8.5 <u>Conditions for High Temperature Storage Test (Part of Endurance Testing)</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 5000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



#### TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	MIL-STD-750 TEST METHOD	TEST CONDITIONS	LIMITS		1.0.07
					MIN.	MAX.	UNIT
1	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	V <sub>DS</sub> ≥V <sub>GS</sub> I <sub>D</sub> =0.5mAdc	2.0	4.0	Vdc
2	Gate Current	I <sub>GSS</sub>	3411	V <sub>GS</sub> = 20Vdc Bias Condition 'C' V <sub>DS</sub> = 0V	-	100	nAdc
3	Drain Current	IDSS	3413	Bias Condition 'C' $V_{DS} = 100Vdc$ $V_{GS} = 0V$	-	0.5	mAdc