

Page i

## TRANSISTORS, MOSFET, N-CHANNEL, POWER,

## BASED ON TYPES 2N6796, 2N6798,

## 2N6800 AND 2N6802

## ESCC Detail Specification No. 5205/019

## ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 30

# TRANSISTORS, MOSFET, N-CHANNEL, POWER,


# BASED ON TYPES 2N6796, 2N6798,

## 2N6800 AND 2N6802

ESA/SCC Detail Specification No. 5205/019

# space components coordination group

		Approved by				
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy			
Issue 1	December 1985		- A (-			
Revision A	September 1989	2000-	In latop			
Revision 'B'	February 1992	Formancers	tan laby			
Revision 'C'	March 1993	Former's -	for leve			
Revision 'D'	October 1994	Forman S	Fitorn			




Rev. 'D'

## **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
'Α'	Sept. 89	P1.Cover pageP2.DCNP15.Para. 4.2.1: Paragraph amendedP16.Para. 4.3.2: Weight corrected	None None 22537 23366
'В'	Feb. '92	P1.Cover PageP2.DCNP5.Para. 1.2: Paragraph amendedP13.Para. 2: "ESA/SCC Basic Spec. No. 23500" addedP15.Para. 4.2.2: Bond Strength and Die Shear Test deviations deletedPIND deviation deletedPIND deviation deletedPara. 4.2.3: H.T.R.B. deviation deleted, subsequent deviations renumberedP16.Para. 4.2.3: Radiographic Inspection deviation deletedP22.Table 3(b): Notes put under this table and renumbered	None 21021 21025 23499 21043 23499 21049 23499 21047
°C'	March '93	P1. Cover page P2. DCN P21. Table 2 : Limits for item 15 amended	None None 22971
,D,	Oct. '94	<ul> <li>P1. Cover page</li> <li>P2. DCN</li> <li>P15. Para. 4.2.3 : Title amended</li> <li>This document has been transferred from hardcopy to electronic format. The content is unchanged but minor differences in presentation exist.</li> </ul>	None 23627

		ESA/SCC Detail Specification No. 5205/019		PAGE ISSUE	3
		TABLE OF CONTENTS			-
1.	GENERAL			<u>+</u>	Page 5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	ormation			5
1.5	Safe Operating Area				5
1.6	Physical Dimensions				5
1.7	Functional Diagram				5
1.8	Handling Precautions				5
2.	APPLICABLE DOCUM	IENTS			14
3.	TERMS, DEFINITIONS	S, ABBREVIATIONS, SYMBOLS AND U	NITS		14
4.	REQUIREMENTS				14
4.1	General				14
4.2	Deviations from Generi				15
4.2.1	Deviations from Specia				15
4.2.2		roduction Tests (Chart II)			15
4.2.3		and Electrical Measurements (Chart III)			15
4.2.4	Deviations from Qualific	· · · · ·			16
4.2.5		ceptance Tests (Chart V			16
4.3	Mechanical Requiremen	Its			16
4.3.1 4.3.2	Dimension Check				16
4.3.2	Weight Terminal Strength				16 16
4.3.5	Materials and Finishes				16 17
4.4.1	Case				17
4.4.2	Lead Material and Finis	þ			17
4.4.2 4.5	Marking	1			17
4.5. <b>1</b>	General				17
4.5.2	Lead Identification				17
4.5.3	The SCC Component N	lumber			17
4.5.4	Traceability Information				17
4.5.5	Marking of Small Comp	onents			18
4.6	Electrical Measurement				18
4.6.1		s at Room Temperature			18
4.6.2		s at High and Low Temperatures			18
					10



		Page
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-In Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for HTRB and Power Burn-in	19
4.7.3	Electrical Circuits for HTRB and Power Burn-in	19
4.8	Environmental and Endurance Tests (Charts IV and V of ESA/SCC Generic Specification	29
	No. 5000)	
4.8.1	Electrical Measurements on Completion of Environmental Tests	29
4.8.2	Electrical Measurements at Intermediate Points and on Completion of Endurance Tests	29
4.8.3	Conditions for Operating Life Tests (Part of Endurance Testing)	29
4.8.4	Electrical Circuits for Operating Life Tests	29
4.8.5	Conditions for High Temperature Storage Test (Part of Endurance Testing)	29

## **TABLES**


1(a)	Type Variants	6
1(b)	Maximum Ratings	7
2	Electrical Measurements at Room Temperature - d.c. Parameters	20
	Electrical Measurements at Room Temperature - a.c. Parameters	21
3(a)	Electrical Measurements at High Temperature	22
3(b)	Electrical Measurements at Low Temperature	22
4	Parameter Drift Values	26
5(a)	Conditions for HTRB (Pre- conditioning Stress)	27
5(b)	Conditions for Power Burn-in and Operating Life Tests	27
6	Electrical Measurements at Intermediate Points and on Completion of Endurance Testing	30

#### **FIGURES**

1(a)	Parameter Derating Information	8
1(b)	Maximum Safe Operating Area	9
2	Physical Dimensions	11
3	Functional Diagram	13
4	Circuits for Electrical Measurement	23
5(a)	Electrical Circuit for High Temperature Reverse Bias Burn-in	28
5(b)	Electrical Circuit for Power Burn-in and Operating Life Tests	28
. ,		

APPENDICES (Applicable to specific Manufacturers only)

None.



#### 1. <u>GENERAL</u>

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for Transistors, MOSFET, N-Channel, Power, based on Types 2N6796, 2N6798, 2N6800 and 2N6802.

It shall be read in conjunction with ESA/SCC Generic Specification No. 5000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

See Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the transistors specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION

The parameter derating information applicable to the transistors specified herein is shown in Figure 1(a).

#### 1.5 SAFE OPERATING AREA

The applicable safe operating area information for the transistors specified herein is shown in Figure 1(b).

#### 1.6 PHYSICAL DIMENSIONS


The physical dimensions of the transistors specified herein are shown in Figure 2.

#### 1.7 FUNCTIONAL DIAGRAM

The functional diagram, showing lead identification, of the transistors specified herein, is shown in Figure 3.

#### 1.8 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be taken for protection during all phases of manufacture, testing, packaging, shipment and any handling.



ESA/SCC Detail Specification

ശ

PAGE

-

ISSUE

No. 5205/019

S
Ĥ
Z
<b>2</b> 1
2
Ξ.
<li></li>
ш
21
믠
TYPE
-
ອ
9
-
Щ
<1

	(1)		(3)	(4)	(2)	(9)	(2)	(8)	(6)	(10)
VARIANT	LEAD	JEDEC	V <sub>DS</sub>	_ <u>_</u>	) 	_S	VDD	VDS	, Mal	VDG
	MATERIAL	ТҮРЕ	(MAX.)	(MAX.)	(MAX.)			(80%)	(MAX.)	
-	AND FINISH			(NOTE 1)	(NOTE 2)	(NOTE 1)				
			S	(A)	(A)	(Y)	S	S	(Apk)	S
01	D2	2N6796	100	8.0	5.0	8.0	30	80	25	100
03	D2	2N6798	200	5.5	3.5	5.5	77	160	12.5	200
05	D2	2N6800	400	3.0	2.0	3.0	176	320	6.0	400
07	D2	2N6802	500	2.5	1.5	2.5	225	400	5.0	500

<u>NOTES</u> 1. At T<sub>case</sub> = +25°C. 2. At T<sub>case</sub> = +100°C.



No. 5205/019

#### TABLE 1(b) - MAXIMUM RATINGS


No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Drain-Source Voltage	V <sub>DS</sub>	Table 1(a) Column 3	Vdc	
2	Gate-Source Voltage	V <sub>GS</sub>	± 20	Vdc	
3	Drain-Gate Voltage	V <sub>DG</sub>	Table 1(a) Column 10	Vdc	
4	Drain Current (Continuous)	۱ <sub>D</sub>	Table 1(a) Column 4	Adc	At T <sub>case</sub> = +25°C (2) (3)
5	Drain Current (Continuous)	۱ <sub>D</sub>	Table 1(a) Column 5	Adc	At T <sub>case</sub> = +100°C (2) (3)
6	Source Current (Continuous)	IS	Table 1(a) Column 6	Adc	At $T_{case} = +25^{\circ}C$ (2) (3)
7	Drain Current Pulsed (Peak)	IDM	Table 1(a) Column 9	Adc	Note 2
8	Total Power Dissipation	P <sub>tot</sub>	25	W	At T <sub>case</sub> = +25°C (1)
9	Operating Temperature Range	T <sub>op</sub>	-55 to +150	°C	T <sub>amb</sub>
10	Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	
11	Soldering Temperature	T <sub>sol</sub>	+ 300	°C	Time: ≤10s Distance to case:≥1.5mm
12	Thermal Resistance (Junction to Case)	R <sub>TH(J-C)</sub>	5.0	°C/W	

#### **NOTES**


1. Derate linearly 0.20W/°C for  $T_{case} > +25$ °C (See Figure 1(a)).

- 2. These ratings apply at the case. Leads of TO-39 devices are not capable of carrying maximum drain currents beyond 2.0mm from the case without heatsink.
- 3. Derate for  $T_{case} > + 25^{\circ}C$  as follows:-

 $I_{D} = \sqrt{\frac{P(rated)}{K}} \text{ where: } P(rated) = 25 - (T_{case} - 25) (0.20) \text{ watts.}$   $K = rated r_{DS(ON)} \text{ at } T_{J} = +150 \text{ °C.}$ 









Power Dissipation versus Temperature



#### FIGURE 1(b) - MAXIMUM SAFE OPERATING AREA







## VARIANT 01



#### FIGURE 1(b) - MAXIMUM SAFE OPERATING AREA (CONTINUED)




#### VARIANT 07




V DRAIN SOURCE VOLTAGE (VOLTS)



#### FIGURE 2 - PHYSICAL DIMENSIONS





SYMBOL				NOTES	
STWBOL	MIN.	MAX.	MIN.	MAX.	(See Note 1)
A	4.074	4.57	0.160	0.180	
Øa	5.08	Typical	0.200	Typical	
Øb	0.41	0.53	0.016	0.021	7, 8
Øb1	0.41	0.48	0.016	0.019	7, 8
ØD	8.51	9.40	0.335	0.370	
ØD1	7.75	8.51	0.305	0.335	
h	0.23	1.04	0.009	0.041	
j	0.71	0.86	0.028	0.034	2
k	0.74	1.14	0.029	0.045	3
L	12.70	19.05	0.500	0.750	7, 8
L1	-	1.27	-	0.050	7, 8
L2	6.35	-	0.250	-	7, 8
Ρ.	2.54	-	0.100	-	5
Q	-	1.27	-	0.050	4
r		0.25	-	0.010	9
a	45°	Typical	45° T	ypical	6

NOTES: See Page 12.



No. 5205/019


#### **NOTES TO FIGURE 2 - PHYSICAL DIMENSIONS**

- 1. Imperial equivalents are given for general information only and are based upon 25.4mm = 1inch.
- 2. Beyond r (radius) maximum, j shall be held for a minimum length of 0.28mm (0.11").
- 3. k measured from maximum  $\emptyset$ D.
- 4. Outline in this zone is not controlled.
- 5. ØD1 shall not vary more than 0.25mm (0.010") in zone P. This zone is controlled for automatic handling.
- Leads at gauge plane 1.37 + 0.03, -0.00 mm (0.054" + 0.001", -0.001", -0.000") below seating plane shall be within 0.18mm (0.007") radius of true position (TP) at maximum material condition (MMC) relative to tab at MMC. The device may be measured by direct methods or by gauge.
- 7. Øb1 applies between L1 and L2. Øb applies between L2 and L minimum. Diameter is uncontrolled in L1 and beyond L minimum.
- 8. All three leads.
- 9. r (radius) applies to both inside corners of tab.



No. 5205/019

## FIGURE 3 - FUNCTIONAL DIAGRAM



NOTES 1. The drain is electrically connected to the case.



#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 5000 for Discrete Semiconductor Components.
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices.
- (c) ESA/SCC Basic Specification No. 23500, Requirements for Lead Materials and Finishes for Components for Space Application.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

= Gate Current. IGSS B<sub>VGSS</sub> = Gate to Source Breakdown Voltage. V<sub>GS(th)</sub> = Gate Threshold Voltage. = Gate to Source Voltage. V<sub>GS</sub> V<sub>DG</sub> = Drain to Gate Voltage. = Drain to Source Voltage. VDS gfs = Forward Transfer Conductance. = Common Source Input Capacitance. Ciss Coss = Common Source Output Capacitance. = Common Source Reverse Transfer Capacitance. Crss = Source Current. ls = Drain Current. ID.

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the transistors specified herein are stated in this specification and ESA/SCC Generic Specification No. 5000 for Discrete Semiconductor Components. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.



#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 Deviations from Special In-process Controls
  - (a) For testing levels 'B' and 'C', a Scanning Electron Microscope (SEM) inspection shall be performed on samples from each metallisation lot in accordance with ESA/SCC Basic Specification No. 21400.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.

#### 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

- (a) Burn-in Test: The duration shall be 240 hours.
- (b) The following test shall be added to the Electrical Measurements at Room Temperature; to be performed after the burn-in test only:-

Verification of Safe Operating Area (See Figure 4(a))

Test 'A' Condition (Variant 01)

 $T_{case} = +25 \pm 10$  °C; duration = 0.1sec.

 $V_{DS} = 80Vdc; I_{D} = 310mAdc$ 

Test 'A' Condition (Variant 03)

 $T_{case} = +25 \pm 10$  °C; duration = 0.1sec.

 $V_{DS} = 160Vdc; I_D = 155mAdc$ 

 $\frac{\text{Test 'A' Condition}}{\text{T}_{case}} = +25 \pm 10 \text{ °C; duration} = 0.1 \text{sec.}$  $\text{V}_{DS} = 200 \text{Vdc; } \text{I}_{D} = 125 \text{mAdc}$ 

Test 'A' Condition (Variant 07)

 $T_{case} = +25 \pm 10$  °C; duration = 0.1sec.

 $V_{DS} = 200 V dc; I_D = 125 m A dc$ 

Test 'B' Condition (Variant 01)

 $T_{case} = +25 \pm 10$  °C; duration = 0.1sec.

 $V_{DS} = 3.12 V dc; I_D = 8.0 A dc$ 

Test 'B' Condition (Variant 03)

 $T_{case}$  = +25 ± 10 °C; duration =0.1sec.

 $V_{DS} = 4.5 Vdc; I_{D} = 5.5 Adc$ 

Rev. 'B'

PAGE 16

 $\frac{\text{Test 'B' Condition}}{\text{T}_{case} = +25 \pm 10 \text{ °C; duration} = 0.1 \text{sec.}}$   $V_{DS} = 8.3 \text{Vdc; I}_{D} = 3.0 \text{Adc}$   $\frac{\text{Test 'B' Condition}}{\text{T}_{case} = +25 \pm 10 \text{ °C; duration} = 0.1 \text{sec.}}$   $V_{DS} = 10 \text{Vdc; I}_{D} = 2.5 \text{Adc}$ 

#### Test Method for Both Tests

Using a 0.1 second pulse width with a minimum of 1 minute between pulses, increase V<sub>GS</sub> and the Drain Supply Voltage until the specified value of  $I_D$  and  $V_{DS}$  are obtained. A load resistor, R<sub>L</sub>, shall be used and shall be selected such that  $I_D.R_L = 2.5 \pm 1.0$  Vdc (All Variants).

#### **Electrical Measurements**

After performing both tests, the electrical measurements Nos. 1 to 7 inclusive of Table 2 shall be repeated.

- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.
- 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the transistors specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the transistors specified herein shall be 1.1 grammes.

#### 4.3.3 <u>Terminal Strength</u>

The requirements for terminal strength testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The test conditions shall be as follows:-

Test Condition :'E', Lead Fatigue.Applied Force :2.22 Newtons.Duration :10 seconds.



#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the transistors specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

Metal case, hermetically sealed, similar to JEDEC TO-39.

#### 4.4.2 Lead Material and Finish

The lead material shall be Type 'D' with Type '2' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500.

#### 4.5 MARKING

#### 4.5.1 General

The marking of components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

Lead identification shall be as shown in Figures 2 and 3.

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>520501901B</u>
Detail Specification Number	
Type Variant	
Testing Level (B or C, as applicable)	

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.



#### 4.5.5 Marking of Small Components

When it is considered that the component is too small to accommodate the marking as specified above, as much as space permits shall be marked. The order of precedence shall be as follows:-

- (a) The SCC Component Number.
- (b) Date Code.
- (c) Serial Number
- (d) Manufacturers Identification or Symbol.

The marking information in full shall accompany each component in its primary package.

#### 4.6 ELECTRICAL MEASUREMENTS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured at room temperature are scheduled in Table 2. The measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125(+0-5) and -55(+5-0) °C respectively.

#### 4.6.3 Circuits for Electrical Measurements

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.



#### 4.7.2 Conditions for H.T.R.B and Power Burn-in

The requirements for H.T.R.B. and Power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 5000. The conditions for H.T.R.B. and Power burn-in shall be as specified in Tables 5(a) and 5(b) of this specification.

#### 4.7.3 Electrical Circuits for H.T.R.B. and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a) and 5(b) of this specification.



#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	MIL-STD 750	TEST CONDITIONS	LIM	IITS	
140.	UNANAUTERISTICS	STINDUL	TEST METHOD	TEST CONDITIONS	MIN	MAX	UNIT
1	Breakdown Voltage Drain-Source Variant 01 Variant 03 Variant 05 Variant 07	B <sub>VDSS</sub>	3407 Bias Cond. 'C'	I <sub>D</sub> = 0.25mAdc V <sub>GS</sub> = 0Vdc	100 200 400 500	- - -	Vdc
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	V <sub>DS</sub> ≥V <sub>GS</sub> I <sub>D</sub> = 1.0mAdc	2.0	4.0	Vdc
3	Gate Current	I <sub>GSS</sub>	3411 Bias Cond. 'C'	V <sub>GS</sub> = 20Vdc V <sub>DS</sub> = 0Vdc	-	100	nAdc
4	Drain Current	I <sub>DSS</sub>	3413 Bias Cond. 'C'	V <sub>DS</sub> = Note 2 Vdc V <sub>GS</sub> = 0V	-	0.25	mAdc
5	Drain-Source ON Resistance Variant 01 Variant 03 Variant 05 Variant 07	rds(on)	3421	$V_{GS} = 10Vdc$ $I_D = 5.0Adc$ $I_D = 3.5Adc$ $I_D = 2.0Adc$ $I_D = 1.5Adc$ Notes 1 and 6	- - -	0.18 0.40 1.00 1.50	Ω
6	Drain-Source ON Voltage Variant 01 Variant 03 Variant 05 Variant 07	V <sub>DS(ON)</sub>	3405	$V_{GS} = 10Vdc$ $I_D = 8.0Adc$ $I_D = 5.5Adc$ $I_D = 3.0Adc$ $I_D = 2.5Adc$ Notes 1 and 6	- - -	1.56 2.20 3.00 3.75	Vdc
7	Body Drain Diode Forward Voltage Variant 01 Variant 03 Variant 05 Variant 07	V <sub>SD</sub>	4011	$I_{S} = 8.0 \text{Adc}$ $I_{S} = 5.5 \text{Adc}$ $I_{S} = 3.0 \text{Adc}$ $I_{S} = 2.5 \text{Adc}$ Note 1	0.75 0.70 0.70 0.70	1.5 1.4 1.4 1.4	Vdc

#### NOTES

- 1. Pulsed Measurement: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.
- 2. See Column 3 of Table 1(a).
- 3. See Column 5 of Table 1(a).
- 4. See Column 7 of Table 1(a).
- 5. See Column 8 of Table 1(a).
- 6. Measured within 2.0mm of case.
- 7. Measurements to be performed on a sample basis, LTPD7.



Rev. 'C'

## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	MIL-STD 750	TEST	TEST CONDITIONS	LIN	1ITS	UNIT
NO.	CHARACTERISTICS	3 TIVIDUL	TEST METHOD	FIG.	(NOTE 7)	MIN	MAX	UNIT
8	Forward Transconductance Variant 01 Variant 03 Variant 05 Variant 07	gfs	3455	-	$V_{DS} = 5.0V$ $I_D = 5.0Adc$ $I_D = 3.5Adc$ $I_D = 2.0Adc$ $I_D = 1.5Adc$ Note 1	3.0 2.5 2.0 1.5	9.0 7.5 6.0 4.5	S
9	Turn-on Delay Time	t <sub>d(ON)</sub>	3459			-	30	ns
10	Rise Time Variant 01 Variant 03 Variant 05 Variant 07	tr	3251			- - -	75 50 35 30	ns
11	Turn-off Delay Time Variant 01 Variant 03 Variant 05 Variant 07	t <sub>d(OFF)</sub>	3251	4(b)	b) $I_D = (3) \text{ Adc}$ $V_{DD} = (4) \text{ Vdc}$	- - -	40 50 55 55	ns
12	Fall Time Variant 01 Variant 03 Variant 05 Variant 07	t <sub>f</sub>	3251			- - -	45 40 35 30	ns
13	Common Source Input Capacitance	C <sub>iss</sub>	3431	-	V <sub>DS</sub> = 25Vdc V <sub>GS</sub> = 0V, f = 1.0MHz	350	900	рF
14	Common Source Output Capacitance Variant 01 Variant 03 Variant 05 Variant 07	C <sub>oss</sub>	3453	4(c)	V <sub>DS</sub> = 25Vdc V <sub>GS</sub> = 0Vdc, f = 1.0MHz	150 100 50 25	500 450 300 200	pF
15	Common Source Reverse Transfer Capacitance Variant 01 Variant 03 Variant 05 Variant 07	C <sub>rss</sub>	3433	-	V <sub>DS</sub> = 25Vdc V <sub>GS</sub> = 0Vdc, f = 1.0MHz	25 40 30 30	100 150 100 100	pF

NOTES: See Page 20.



#### TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

No.	CHARACTERISTICS	SYMBOL	MIL-STD 750	TEST CONDITIONS	LIM	MAX - \ 200 n	UNIT
110.	UIARAUTERISTIUS	3 TMBOL	TEST METHOD		MIN	MAX	UNIT
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	3403	V <sub>DS</sub> ≥V <sub>GS</sub> I <sub>D</sub> = 1.0mAdc	1.0	-	Vdc
3	Gate Current	IGSS	3411 Bias Cond. 'C'	$V_{GS} = 20Vdc$ $V_{DS} = 0Vdc$	-	200	nAdc
4	Drain Current	IDSS	3413 Bias Cond. 'C'	$V_{DS} = (2) Vdc$ $V_{GS} = 0Vdc$	-	1.0	mAdc
5	Drain Source ON Resistance Variant 01 Variant 03 Variant 05 Variant 07	<sup>r</sup> ds(on)	3421	$V_{GS} = 10V$ $I_D = 5.0Adc$ $I_D = 3.5Adc$ $I_D = 2.0Adc$ $I_D = 1.5Adc$ Notes 1 and 3		0.35 0.75 2.40 3.50	Ω

#### TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55 (+5-0) °C

No.	CHARACTERISTICS	SYMBOL	MIL-STD 750	TEST CONDITIONS	LIM	ITS	UNIT
	ONANAOTENIOTOO	OTMOOL	TEST METHOD	TEST CONDITIONS	LIMITS MIN MAX - 5.0	MAX	
2	Gate Threshold Voltage	V <sub>GS(th)</sub>		V <sub>DS</sub> ≥V <sub>GS</sub> I <sub>D</sub> = 1.0mAdc	-	5.0	Vdc

#### <u>NOTES</u>


1. Pulsed: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.

2. See Column 8 of Table 1(a).

3. Measured within 2.0mm of case.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS




## FIGURE 4(a) - SAFE OPERATING AREA TEST CIRCUIT

#### **NOTES**


.

- 1. R = Variable resistor.
  - R2 =  $20k\Omega$ .
  - R3 =  $20k\Omega$ .
  - R4 =  $47\Omega$ .
- 2.  $R_S$  is non-inductive and selected such that  $I_D \times R_S$  gives the specified voltage +1.5V to +3.5V.




#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)






#### NOTES

- 1. LH0063 case grounded.
- 2. Grounded connections common to ground plane on board.
- 3. Pulse width  $\leq$  3.0µs, Period  $\leq$  1.0ms, Amplitude = 0V to + 10V.




#### **NOTES**

1. When measuring rise time, V<sub>GS(ON)</sub> shall be as specified on the input waveform. When measuring fall time, V<sub>GS(OFF)</sub> shall be as specified on the input waveform. The input transition and drain voltage response detector shall have rise and fall response times such that doubling these responses will not affect the results greater than the precision of measurement. The current shall be sufficiently small so that doubling it does not affect test results greater than the precision of measurement.



#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



#### FIGURE 4(c) - COMMON SOURCE OUTPUT CAPACITANCE

#### PROCEDURE

The capacitors C1 and C2 shall present apparent short circuits at the test frequency. L1 and L2 shall present a high a.c. impedance at the test frequency for isolation. The bridge shall have low d.c. resistance between its output terminals and should be capable of carrying the test current without affecting the desired accuracy of measurement.



#### TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	As per Table 2	As per Table 2	± 20	%
3	Gate Current	IGSS	As per Table 2	As per Table 2	±20 or (1) ±100	nAdc %
4	Drain Current	IDSS	As per Table 2	As per Table 2	±25 or (1) ±100	µAdc %
5	Drain-Source ON Resistance	r <sub>DS(ON)</sub>	As per Table 2	As per Table 2	± 20	%

NOTES1. Whichever is greater referred to the initial value.



#### TABLE 5(a) - CONDITIONS FOR HTRB (PRE-CONDITIONING STRESS)

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 150( + 0 - 5)	°C
2	Drain-Source Voltage Variant 01 Variant 03 Variant 05 Variant 07	V <sub>DS</sub>	80 160 320 400	Vdc
3	Gate-Source Voltage	V <sub>GS</sub>	0	Vdc
4	Duration	t	48	Hrs

#### TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Junction Temperature	ТJ	+ 140 ± 10 (1)	°C
2	Drain-Source Voltage	V <sub>DS</sub>	> + 10	Vdc
3	Gate-Source Voltage	V <sub>GS</sub>	+1.0 to +16	Vdc
4	Duration	t	240	Hrs

#### <u>NOTES</u>

1. Using the circuit shown in Figure 5(b), power shall be applied to the device to achieve the specified junction temperature. The junction temperature (T<sub>J</sub>) should be determined as follows:-

 $T_J = (P_T) \times (R_{TH(J-C)}) + T_{case}.$ 


 $\mathsf{P}_{\mathsf{T}} = (\mathsf{V}_{\mathsf{DS}}) \times (\mathsf{I}_{\mathsf{D}}).$ 

 $R_{TH(J-C)} = 5.0^{\circ}C/W.$ 


 $T_{case}$  = Measured value at the hottest point on the case.



#### FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS



## FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN AND OPERATING LIFE TESTS





#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 5000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 2. The measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points and on Completion of Endurance Tests

The parameters to be measured at intermediate points and on completion of endurance testing are scheduled in Table 6. The measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 <u>Conditions for Operation Life Tests (Part of Endurance Testing)</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The conditions for operating life testing shall be the same as specified in Table 5(b) for the burn-in test.

#### 4.8.4 Electrical Circuits for Operating Life Tests

The circuit to be used for performance of the operating life tests shall be the same as shown in Figure 5(b) for the burn-in test.

#### 4.8.5 Conditions for High Temperature Storage Test (Part of Endurance Testing)

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 5000. The conditions for high temperature storage shall be  $T_{amb} = 150(+0.5)$  °C.



#### TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST CONDITIONS	LIM	LIMITS	
NO.	UNANAUTENISTIUS	STMBOL	TEST METHOD	TEST CONDITIONS	MIN.	MAX.	UNIT
2	Gate Threshold Voltage	V <sub>GS(th)</sub>	As per Table 2	As per Table 2	2.0	4.0	Vdc
3	Gate-Body Leakage Current	I <sub>GSS</sub>	As per Table 2	As per Table 2	-	100	nAdc
5	Drain Current	I <sub>DSS</sub>	As per Table 2	As per Table 2	-	0.25	mAdc