

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS 8-BIT MICRO-CONTROLLER,

BASED ON TYPES 80C32E AND 80C52E

ESCC Detail Specification No. 9521/002

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 75

INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS 8-BIT MICRO-CONTROLLER, BASED ON TYPES 80C32E AND 80C52E ESA/SCC Detail Specification No. 9521/002



space components coordination group

		Appro	oved by
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 1	February 1996	Tomment	Hoom
Revision 'A'	June 1997	Sa mitte	Arom



•...

Rev. 'A'

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.

	See	ESA/SCC Detail Specification No. 9521/002		PAGE ISSUE	3 1
		TABLE OF CONTENTS		D	200
1.	GENERAL			<u> </u>	age 5
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11	Scope Component Type Varia Maximum Ratings Parameter Derating Infe Physical Dimensions Pin Assignment Truth Table/Instruction Circuit Description Functional Diagram Handling Precautions Input Protection Netwo	Set			5 5 5 5 5 5 5 5 5 5 5
2.	APPLICABLE DOCUM	<u>IENTS</u>			33
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND L	INITS		33
4.	REQUIREMENTS				34
$\begin{array}{c} 4.1\\ 4.2\\ 4.2.1\\ 4.2.2\\ 4.2.3\\ 4.2.4\\ 4.2.5\\ 4.3\\ 4.2.5\\ 4.3.1\\ 4.3.2\\ 4.4\\ 4.4.1\\ 4.4.2\\ 4.5\\ 4.5.1\\ 4.5.2\\ 4.5.3\\ 4.5.4\\ 4.6.1\\ 4.6.2\\ 4.6.3\\ 4.7\\ 4.7.1\\ 4.7.2\\ 4.7.3\\ 4.8\\ 4.8.1\\ 4.8.2\\ 4.8.3\end{array}$	Electrical Measuremen Circuits for Electrical M Burn-in Tests Parameter Drift Values Conditions for Power E Electrical Circuits for P Environmental and Enc Electrical Measuremen Electrical Measuremen Electrical Measuremen	I In-process Controls roduction Tests a Tests cation Tests ceptance Tests nts sh Number ts ts at Room Temperature ts at High and Low Temperatures leasurements Rurn-in ower Burn-in lurance Tests ts on Completion of Environmental Tests ts at Intermediate Points during Enduranc ts on Completion of Endurance Tests	e Tests		34 34 34 34 34 34 34 34 34 34 34 35 35 35 35 35 35 35 36 36 36 36 36 36 36 36 36 36 36 36 36
4.8.4 4.8.5 4.8.6	Conditions for Operatin Electrical Circuits for C	g Life Tests			70 70 70 70

Г

	<u>see</u>	ESA/SCC Detail Specification No. 9521/002		PAGE 4 ISSUE 1
				Page
4.9	Total Dose Irradiation T	esting		70
4.9.1	Application	Ū		70
4.9.2	Bias Conditions			70
4.9.3	Electrical Measurement	ts		70
TABLE	<u>:S</u>			
1(a)	Type Variants			6
1(b)	Maximum Ratings			6
2	Electrical Measuremen	ts at Room Temperature - d.c. Parameter	S	37
	Electrical Measuremen	ts at Room Temperature - a.c. Parameter	S	44
3	Electrical Measuremen	ts at High and Low Temperatures - d.c. P	arameters	50
3	Electrical Measuremen	ts at High and Low Temperatures - a.c. P	arameters	57
4	Parameter Drift Values			67
5		urn-in and Operating Life Tests		68
6	6 Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Tests			71
7				75
FIGUE	RES			
1	Parameter Derating Inf	ormation		6
2	Physical Dimonsions			7

1	Farameter Derating information	0
2	Physical Dimensions	7
3(a)	Pin Assignment	10
3(b)	Truth Table/Instruction Set	12
3(c)	Circuit Description	23
3(d)	Functional Diagram	31
3(e)	Input Protection Networks	32
4	Circuits for Electrical Measurements	62
5	Electrical Circuit for Power Burn-in and Operating Life Tests	69
6	Bias Conditions for Irradiation Testing	74

. .

APPENDICES (Applicable to specific Manufacturers only) None.



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS 8-Bit Micro-Controller, based on Types 80C32E and 80C52E. It shall be read in conjunction with ESA/SCC Generic Specification No. 19000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE/INSTRUCTION SET</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT DESCRIPTION</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 with a Minimum Critical Path Failure Voltage of 500Volts.

1.11 INPUT PROTECTION NETWORKS

Protection Networks shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	80C32E	D.I.L.	2(a)	D2
02	80C32E	JLCC44	2(b)	G3
03	80C32E	LCC44	2(c)	2
04	80C52E	D.I.L.	2(a)	D2
05	80C52E	JLCC44	2(b)	G3
06	80C52E	LCC44	2(c)	2

TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.3 to +7.0	V	Note 1
2	Input Voltage	V _{IN}	-0.3 to +V _{DD} + 0.3	V	Note 2 Power On
3	Output Current	± lout	80	mA	Note 3
4	Device Dissipation (Continuous)	PD	0.3	W	Per package
5	Operating Temperature Range	Т _{ор}	-55 to +125	°C	T _{amb}
6	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
7	Soldering Temperature For DIL and FP For CCP	T _{sol}	+ 265 + 245	°C	Note 4 Note 5
8	Junction Temperature	ТJ	165	°C	-
9	Thermal Resistance	R _{TH(J-A)}	30	°C/W	-

NOTES

- 1. Device is functional from +4.5V to +5.5V with reference to Ground.
- 2. V_{DD} + 0.3 should not exceed + 7.0V.
- 3. The maximum output current of any single output.
- 4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 5. Duration 10 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.

. .







FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 40 PIN









SYMBOL	MILLIM	ETRES	NOTES	
3 TMBOL	MIN	MAX	NOTES	
А	2.20	4.80		
b	0.38	0.58	3	
b1	0.97	1.52	3	
с	0.20	0.38		
D	50.30	51.58		
E	14.74	15.49		
E1	15.12	15.87		
е	2.54	ТҮР	4	
J	10.80	TYP	4	
L ·	3.18	4.44	3	
Q	0.51	1.77	2	
S	0.77	1.65	5	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - CENTRE LEADED CHIP CARRIER, 44 LEADS






SYMBOL	MILLIM	IETERS NOTES	
STNDUL	MIN.	MAX.	NUTES
А	2.95	4.82	
A1	1.65	NOM.	
b1	0.33	0.50	
b2	0.55	0.88	
c1	0.17	0.25	
D/E	17.14	17.78	
D1/E1	15.74	16.76	
е	1.27	BSC	
e2	16.00	BSC	
F	0.023	-	
L	0.12	-	
ND/NE	11		
R	0.50	1.01	

NOTES: See Page 10.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CENTRE LEADLESS CHIP CARRIER, 44 LEADS



SYMBOL	MILLIM	ETERS	NOTES
STIVIDUL	MIN.	MAX.	NOTES
А	1.63	3.05	
A1	1.37	2.23	
B1	0.56	0.71	
B3	0.15	0.56	
D/E	16.25	16.82	
е	1.27	BSC	
e1	0.38	-	
h	1.02	REF	
j	0.51	REF	
L/L1	1.14	1.40	
L2	1.90	2.41	
L3	0.08	0.38	
ND/NE	11.	/11	

<u>NOTES</u>: See Page 10.



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)


NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area; a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 38 spaces.
- 5. All 4 corners.
- 6. Lead centre when \propto is 0°.



FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE PACKAGE





TOP VIEW

. .



FIGURE 3(a) - PIN ASSIGNMENT (CONTINUED)





LEADLESS CHIP CARRIER PACKAGE (LCC)

Pin No.	Description	Pin No.	Description
1	P1.5	23	P2.5
2	P1.6	24	P2.6
3	P1.7	25	P2.7
4	RST	26	PSEN
5	P3.0/RXD	27	ALE
6	N/C	28	N/C
7	P3.1/TXD	29	EA
8	P3.2/INT0	30	P0.7
9	P3.3/INT1	31	P0.6
10	P3.4/T0	32	P0.5
11	P3.5/T1	33	P0.4
12	P3.6/WR	34	P0.3
13	P3.7/RD	35	P0.2
14	XTAL2	36	P0.1
15	XTAL1	37	P0.0
16	V _{SS}	38	V _{DD}
17	N/C	39	N/C
18	P2.0	40	T2/P1.0
19	P2.1	41	T2EX/P1.1
20	P2.2	42	P1.2
21	P2.3	43	P1.3
22	P2.4	44	P1.4

Pin No.	Description	Pin No.	Description
1	N/C	23	N/C
2	T2/P1.0	24	P2.0
3	T2EX/P1.1	25	P2.1
4	P1.2	26	P2.2
5	P1.3	27	P2.3
6	P1.4	28	P2.4
7	P1.5	29	P2.5
8	P1.6	30	P2.6
9	P1.7	31	P2.7
10	RST	32	PSEN
11	P3.0/RXD	33	ALE
12	N/C	34	N/C
13	P3.1/TXD	35	ĒĀ
14	P3.2/INT0	36	P0.7
15	P3.3/INT1	37	P0.6
16	P3.4/T0	38	P0.5
17	P3.5/T1	39	P0.4
18	P3.6/WR	40	P0.3
19	P3.7/RD	41	P0.2
20	XTAL2	42	P0.1
21	XTAL1	43	P0.0
22	V _{SS}	44	V _{DD}



FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET

INSTRUCTIONS IN HEXADECIMAL ORDER

HEX CODE	NUMBER OF BYTES	MNEMONIC	OPERANDS	HEX CODE	NUMBER OF BYTES	MNEMONIC	OPERANDS
00	1	NOP		2B	1	ADD	A.R3
01	2	AJMP	code addr	2C	1	ADD	A.R4
02	3	LJMP	code addr	2D	1	ADD	A.R5
03	1	RR	А	2E	1	ADD	A.R6
04	1	INC	А	2F	1	ADD	A.R7
05	2	INC	data addr	30	3	JNB	bit addr.
06	1	INC	@R0		•	1011	code addr
07	1	INC	@R1	31	2	ACALL	code addr
08	1	INC	R0	32	1	RETI	
09	1	INC	R1	33	1	RLC	A
0A	1	INC	R2	34	. 2	ADDC	A.#data
0B	1	INC	R3	35	2	ADDC	A.data addr
0C	1	INC	R4	36	1	ADDC	A.@R0
0D	1	INC	R5	37	1	ADDC	A.@R1
0E	1	INC	R6	38	1	ADDC	A.R0
0F	1	INC	R7	39	1	ADDC	A.R1
10	3	JBC	bit addr.	3A	1	ADDC	A.R2
	0	A () A 1	code addr	3B	1	ADDC	A.R3
11	2	ACALL	code addr	3C	1	ADDC	A.R4
12	3	LCALL	code addr	3D	1	ADDC	A.R5
13	1	RRC	A	3E	1	ADDC	A.R6
14	1	DEC	A	3F	1	ADDC	A.R7
15	2	DEC	data addr	40	2	JC	code addr
16	1	DEC	@R0	41	2	AJMP	code addr
17	1	DEC	@R1	42	2	ORL	data addr.A
18 19	1	DEC DEC	R0 R1	43	3	ORL	data addr. #data
1A	1	DEC	R2	44	2	ORL	A.#data
1B	1	DEC	R3	45	2	ORL	A.data addr
1C	1	DEC	R4	46	1	ORL	A.@R0
1D	1	DEC	R5	47	1	ORL	A.@R1
1E	1	DEC	R6	48	1	ORL	A.R0
1F	1	DEC	R7	49	1	ORL	A.R1
20	3	JB	bit addr.	4A	1	ORL	A.R2
	-		code addr	4B	1	ORL	A.R3
21	2	AJMP	code addr	4C	1	ORL	A.R4
22	1	RET		4D	1	ORL	A.R5
23	1	RL	A	4E	1	ORL	A.R6
24	1	ADD	A.data	4F	1	ORL	A.R7
25	1	ADD .	A.data addr	50	2	JNC	code addr
26	1	ADD	A.@R0	51	2	ACALL	code addr
27	1	ADD	A.@R1	52	2	ANL	code addr.A
28	1	ADD	A.R0	53	3	ANL	data addr.
29	1	ADD	A.R1				#data
2A	1	ADD	A.R2	54	2	ANL	A.#data
				55	2	ANL	A.data addr



FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

INSTRUCTIONS IN HEXADECIMAL ORDER (CONTINUED)

HEX CODE	NUMBER OF BYTES	MNEMONIC	OPERANDS		HEX CODE	NUMBER OF BYTES	MNEMONIC	OPERANDS
56	1	ANL	A.@R0		82	2	ANL	C.bit addr
57	1	ANL	A.@R1		83	1	MOVC	A.@A+PC
58	1	ANL	A.R0		84	1	DIV	AB
59	1	ANL	A.R1		85	3	MOV	data addr
5A	1	ANL	A.R2		86	2	MOV	data addr.@R0
5B	1	ANL	A.R3		87	2	MOV	data addr.@R1
5C	1	ANL	A.R4		88	2	MOV	data addr.R0
5D	1	ANL	A.R5		89	2	MOV	data addr.R1
5E	1	ANL	A.R6		8A	2	MOV	data addr.R2
5F	1	ANL	A.R7		8B	2	MOV	data addr.R3
60	2	JZ	code addr		8C	2	MOV	data addr.R4
61	2	AJMP	code addr		8D	2	MOV	data addr.R5
62	2	XRL	code addr.A		8E	2	MOV	data addr.R6
63	3	XRL	data addr.		8F	2	MOV	data addr.R7
	-		#data		90	3	MOV	DPTR.#data
64	2	XRL	A.#data		91	2	ACALL	code addr
65	2	XRL	A.data addr		92	2	MOV	bit addr.C
66	1	XRL	A.@R0		93	1	MOVC	A.@A + DPTR
67	1	XRL	A.@R1		94	2	SUBB	A.#data
68	1	XRL	A.R0		95	2	SUBB	A.data addr
69	1	XRL	A.R1		96	1	SUBB	A.@R0
6A	1	XRL	A.R2		97	1	SUBB	A.@R1
6B	1	XRL	A.R3		98	1	SUBB	A.RO
6C	1	XRL	A.R4		99	1	SUBB	A.R1
6D	1	XRL	A.R5		99 9A	1	SUBB	A.R2
6E	1	XRL	A.R6		98 98	1	SUBB	A.R2
6F	1	XRL	A.R7		9C	1	SUBB	A.R4
70	2	JNZ	code addr		90 9D	1	SUBB	A.R5
71	2	ACALL	code addr		9D 9E	1	SUBB	
72	2	MOV	C.bit addr		9E 9F			A.R6
73	1	JMP	@A + DPTR			1	SUBB	A.R7
74	2	MOV	A.#data		A0	2		C.bit addr
75	3	MOV	data addr.		A1	2	AJMP	code addr
	0		#data		A2	2	MOV	C.bit addr
76	2	MOV	@R0.#data		A3	1		DPTR
77	2	MOV	@R1.#data		A4	1	MUL	AB
78	2	MOV	R0.#data		A5	•	reserved	
79	2	MOV	R1.#data		A6	2	MOV	@R0.data addr
7A	2	MOV	R2.#data		A7	2	MOV	@R1.data addr
7B	2	MOV	R3.#data	1	A8	2	MOV	R0.data addr
7C	2	MOV	R4.#data		A9	2	MOV	R1.data addr
7D	2	MOV	R5.#data	I	AA	2	MOV	R2.data addr
7E	2	MOV	R6.#data		AB	2	MOV	R3.data addr
7E 7F	2	MOV	R7.#data		AC	2	MOV	R4.data addr
80	2	SJMP	code addr		AD	2	MOV	R5.data addr
81	2	AJMP	code addr	I	AE	2	MOV	R6.data addr
	۷			1	AF	2	MOV	R7.data addr



FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

INSTRUCTIONS IN HEXADECIMAL ORDER (CONTINUED)

HEX CODE	NUMBER OF BYTES	MNEMONIC	OPERANDS		HEX CODE	NUMBER OF BYTES	MNEMONIC	OPERANDS
B0	2	ANL	C.bit addr		D3	1	SETB	С
B1	2	ACALL	code addr		D4	1	DA	А
B2	2	CPL	bit addr		D5	3	DJNZ	data addr.
B3	1	CPL	С		_			code addr
B4	3	CJNE	A.#data.		D6	1	XCHD	A.@R0
	_		code addr		D7	1	XCHD	A.@R1
B5	3	CJNE	A.data addr. code addr		D8	2	DJNZ	R0.code addr
B6	3	CJNE	@R0.#data.		D9	2	DJNZ	R1.code addr
DO	3	COME	code addr		DA	2	DJNZ	R2.code addr
B7	3	CJNE	@R1.#data.		DB	2	DJNZ	R3.code addr
	U	00112	code addr		DC	2	DJNZ	R4.code addr
B8	3	CJNE	R0.#data.		DD	2	DJNZ	R5.code addr R6.code addr
			code addr		DE DF	3	DJNZ DJNZ	
B9	3	CJNE	R1.#data.		E0	2	MOVX	R7.code addr
			code addr		EU E1	1 2	AJMP	A.@DPTR code addr
BA	3	CJNE	R2.#data.		E1 E2	2	MOVX	A.@R0
	0		code addr R3.#data.		E2 E3	1	MOVX	A.@R1
BB	3	CJNE	code addr		E3 E4	1	CLR	A.@h}
вС	3	CJNE	R4.#data.		E5	2	MOV	A A.data addr
	0	CONL	code addr		E6	2	MOV	A.@R0
BD	3	CJNE	R5.#data.		E7	1	MOV	A.@R1
			code addr		E8	1	MOV	A.RO
BE	3	CJNE	R6.#data.		E9	1	MOV	A.R1
			code addr		EA	1	MOV	A.R2
BF	3	CJNE	R7.#data.		EB	1	MOV	A.R3
CO	0	PUSH	code addr		EC	1	MOV	A.R4
C0 C1	2	AJMP	data addr code addr		ED	1	MOV	A.R5
C1 C2	2 2	CLR	bit addr		EE	1	MOV	A.R6
C2 C3	2 1	CLR	C		EF	1	MOV	A.R7
C3	1	SWAP	A		F0	1	MOVX	@DPRT.A
C5	2	XCH	A.data addr		F1	2	ACALL	code addr
C6	2 1	XCH	A.@R0		F2	1	MOVX	@R0.A
C7	1	XCH	A.@R1		F3	1	MOVX	@R1.A
C8	1	XCH	A.R0		F4	1	CPL	Ă
C9	1	XCH	A.R1		F5	2	MOV	data addr.A
CA	1	XCH	A.R2		F6	1	MOV	@R0.A
СВ	1	XCH	A.R3		F7	1	MOV	@R1.A
cc	1	XCH	A.R4		F8	1	MOV	R0.A
CD	1	XCH	A.R5		F9	1	MOV	R1.A
CE	1	XCH	A.R6		FA	1	MOV	R2.A
CF	1	XCH	A.R7		FB	1	MOV	R3.A
DO	2	POP	data addr		FC	1	MOV	R4.A
D1	2	ACALL	code addr		FD	1	MOV	R5.A
D2	2	SETB	bit addr		FE	1	MOV	R6.A
				-	FF	1	MOV	R7.A



Г

FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

DESCRIPTION OF INSTRUCTIONS

ARITHM	ETIC OPERATION	<u>S</u>		
Mnemor	nic	Description	Byte	Сус
ADD	A.Rn	Add register to Accumulator	1	1
ADD	A.direct	Add direct byte to Accumulator	2	1
ADD	A.@Ri	Add indirect RAM to Accumulator	1	1
ADD	A.#data	Add immediate data to Accumulator	2	1
ADDC	A.Rn	Add register to Accumulator with Carry	1	1
ADDC	A.direct	Add direct byte to A with Carry Flag	2	1
ADDC	A.@Ri	Add indirect RAM to A with Carry Flag	1	1
ADDC	A.#data	Add immediate data to A with Carry Flag	2	1
SUBB	A.Rn	Subtract register from A with Borrow	1	1
SUBB	A.direct	Subtract direct byte from A with Borrow	2	1
SUBB	A.@Ri	Subtract indirect RAM from A with Borrow	1	1
SUBB	A.#data	Subtract immediate data from A with Borrow	2	1
INC	А	Increment Accumulator	1	1
INC	Rn	Increment register	1	1
INC	direct	Increment direct byte	2	1
INC	@Ri	Increment indirect RAM	1	1
INC	DPTR	Increment Data Pointer	1	2
DEC	А	Decrement Accumulator	1	1
DEC	Rn	Decrement register	1	1
DEC	direct	Decrement direct byte	2	1
DEC	@Ri	Decrement indirect RAM	1	1
MUL	AB	Multiply A and B	1	4
DIV	AB	Divide A by B	1	4
DA	Α	Decimal Adjust Accumulator	1	1
	OPERATIONS			
ANL	A.Rn	AND register to Accumulator	1	1
ANL	A.direct	AND direct byte to Accumulator	2	1
ANL	A.@Ri	AND indirect RAM to Accumulator	1	1
ANL	A.#data	AND immediate data to Accumulator	2 -	1
ANL	direct.A	AND Accumulator to direct byte	2	1
ANL	direct.#data	AND immediate data to direct byte	3	2
ORL	A.Rn	OR register to Accumulator	1	1
ORL	A.direct	OR direct byte to Accumulator	2	1
ORL	A.@Ri	OR indirect RAM to Accumulator	1	1
ORL	A.#data	OR immediate data to Accumulator	2	1
ORL	direct.A	OR Accumulator to direct byte	2	1
ORL	direct.#data	OR immediate data to direct byte	3	2



No. 9521/002

· •

FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

DESCRIPTION OF INSTRUCTIONS (CONTINUED)

	PERATIONS (CONT'	<u>D)</u>		
Mnemonic		Description	Byte	Сус
XRL	A.Rn	Exclusive-OR register to Accumulator	1	1
XRL	A.direct	Exclusive-OR direct byte to Accumulator	2	1
XRL	A.@Ri	Exclusive-OR indirect RAM to A	1	1
XRL	A.#data	Exclusive-OR immediate data to A	2	1
XRL	direct.A	Exclusive-OR Accumulator to direct byte	2	1
XRL	direct.#data	Exclusive-OR immediate data to direct	3	2
CLR	А	Clear Accumulator	1	1
CPL	A	Complement Accumulator	1	1
RL	А	Rotate Accumulator Left	1	1
RLC	А	Rotate A Left through the Carry Flag	1	1
RR	А	Rotate Accumulator Right	1	1
RRC	A	Rotate A Right through Carry Flag	1	1
SWAP	A	Swap nibbles within the Accumulator	1	1
DATA TR	RANSFER			
Mnemor	nic	Description	Byte	Сус
MOV	A.Rn	Move register to Accumulator	1	1
MOV	A.direct	Move direct byte to Accumulator	2	1
MOV	A.@Ri	Move indirect RAM to Accumulator	1	1
MOV	A.#data	Move immediate data to Accumulator	2	1
моу	Rn.A	Move Accumulator to register	1	1
MOV	Rn. direct	Move direct byte to register	2	2
моу	Rn.#data	Move immediate data to register	2	1
MOV	direct.A	Move Accumulator to direct byte	2	1
моу	direct.Rn	Move register to direct byte	2	2
моу	direct.direct	Move direct byte to direct byte	3	2
MOV	direct.@Ri	Move indirect RAM to direct byte	2	2
моу	direct.#data	Move immediate data to direct byte	3	2
моу	@Ri.A	Move Accumulator to indirect RAM	1	1
MOV	@Ri.direct	Move direct byte to indirect RAM	2	2
MOV	@Ri.#data	Move immediate data to indirect RAM	2	1
MOV	DPTR.#data 16	Load Data Pointer with a 16-bit constant	3	2
MOVC	A.@A + DPTR	Move Code byte relative to DPTR to A	1	2
MOVC	A.@A+PC	Move Code byte relative to PC to A	1	2
MOVX	A.@Ri	Move External RAM (8-bit addr) to A	1	2
MOVX	A.@DPTR	Move External RAM (16-bit addr) to A	1	2
MOVX	@Ri.A	Move A to External RAM (8-bit addr)	1	2
MOVX	@DPTRA	Move A to External RAM (16-bit addr)	1	2
PUSH	direct	Push direct byte onto stack	2	2
POP	direct	Pop direct byte from stack	2	2
XCH	A.Rn	Exchange register with Accumulator	1	1
ХСН	A.direct	Exchange direct byte with Accumulator	2	1
XCH	A.@Ri	Exchange indirect RAM with A	1	1
XCHD	A.@Ri	Exchange low-order nibble ind RAM with A	1	1



- -

FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

DESCRIPTION OF INSTRUCTIONS (CONTINUED)

<u>BOOLEA</u> MANIPUI	N VARIABLE _ATION			
Mnemor	lic	Description	Byte	Сус
CLR	С	Clear Carry flag	1	1
CLR	bit	Clear direct bit	2	1
SETB	С	Set Carry flag	1	1
SETB	bit	Set direct bit	2	1
CPL	С	Complement Carry flag	1	1
CPL	bit	Complement direct bit	1	1
ANL	C.bit	AND direct bit to Carry flag	2	2
ANL	C./bit	AND complement of direct bit to Carry	2	2
ORL	C.bit	OR direct bit to Carry flag	2	2
ORL	C./bit	OR complement of direct bit to Carry	2	2
MOV	C.bit	Move direct bit to Carry flag	2	1
MOV	bit.C	Move Carry flag to direct bit	2	2
	AMME AND E CONTROL			
Mnemor	nic	Description	Byte	Сус
ACALL	addr 11	Absolute Subroutine Call	2	2
LCALL	addr 16	Long Subroutine Call	· 3	2
RET		Return from Subroutine	1	2
RETI		Return from interrupt	1	2
AJMP	addr 11	Absolute jump	2	2
LJMP	addr 16	Long jump	3	2
SJMP	rel	Short jump (relative addr)	2	2
JMP	@A + DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if Accumulator is Zero	2	2
JNZ	rel	Jump if Accumulator is not Zero	2	2
JC	rel	Jump if Carry flag is set	2	2
JNC	rel	Jump if No Carry flag	2	2
JB	bit.rel	Jump if direct Bit set	3	2
JNB	bit.rel	Jump if direct Bit not set	3	2
JCB	bit.rel	Jump if direct Bit is set and Clear bit	3	2
CJNE	A.direct.rel	Compare direct to A and Jump if not Equal	3	2
CJNE	A.#data.rel	Compare immed. to A and Jump if not Equal	3	2
CJNE	Rn.#data.rel	Compare immed. to reg and Jump if not Equal	3	2
CJNE	@Ri.#data.rel	Compare immed. to ind and Jump if not Equal	3	2
DJNZ	Rn.rel	Decrement register and Jump if not Zero	2	2
DJNZ	direct.rel	Decrement direct and Jump if not Zero	3	2
NOP		No operation	1	1



FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

DESCRIPTION OF INSTRUCTIONS (CONTINUED)

NOTES


1. Notes on data processing modes:-

Rn	-	Working register R0-R7.
direct	-	128 internal RAM Locations, any I/O port control or status register.
@Ri	-	Indirect internal RAM location addressed by register R0 or R1.
#data	-	8-bit constant included in instruction.
#data 16	-	16-bit constant included as bytes 2 and 3 of instruction.
bit	-	128 software flags, any I/O pin, control or status bit.

- 2. Notes on programme addressing modes:
 - addr 16 Destination address for LCALL and LJMP may be anywhere within the 64k programme memory address space.
 - addr 11 Destination address for ACALL and AJMP will be within the same 2k page of programme memory as the first byte of the following instruction.
 - rel SJMP and all conditional jumps include an 8-bit offset byte. Range is + 127 128 bytes relative to first byte of the following instruction.

TIMING WAVEFORMS

EXTERNAL PROGRAMME MEMORY READ CYCLE






Rev. 'A'


FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

TIMING WAVEFORMS (CONTINUED)






EXTERNAL DATA MEMORY WRITE CYCLE



EXTERNAL CLOCK WAVEFORMS






. . .

FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

TIMING WAVEFORMS (CONTINUED)

SHIFT REGISTER TIMING WAVEFORMS



SYMBOL	PARAMETER	MIN.	MAX.	UNIT
TXLXL	Serial Port Clock Time	12TCLCL	_	μs
TQVXH	Output Data Setup to Clock Rising Edge	10TCLCL-133	-	ns
TXHQX	Output Data Hold After Clock Rising Edge	2TCLCL-117	-	ns
TXHDX	Input Data Hold After Clock Rising Edge	0	-	ns
TXHDV	Clock Rising Edge to Input Data Valid	-	10TLCL-133	ns



FIGURE 3(b) - TRUTH TABLE/INSTRUCTION SET (CONTINUED)

TIMING WAVEFORMS (CONTINUED)

INTERNAL CLOCK WAVEFORMS






FIGURE 3(c) - CIRCUIT DESCRIPTION

Port 0 - Port 0 is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float and in that state can be used as high impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external programme and data memory. In this application, it uses strong internal pull-ups when emitting 1's. External pull-ups are required during programme verification. Port 0 can sink eight LS TTL inputs.

Port 0 also outputs the code bytes during programme verification in the 80C52E.

Port 1 - Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. Port 1 pins that have 1's written to them are pulled high by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current because of the internal pull-ups.

Port 1 also receives the low-order address byte during programme verification. It can drive CMOS inputs without external pull-ups.

In the 80C52E, Port 1 can sink/source three LS TTL inputs.

Two inputs of Port 1 are also used for Timer/Counter 2:

- P1.0 (T2): External clock inputs.
- P1.1 (T2EX): Trigger input to be reloaded or captured causing Timer/Counter 2 to interrupt.
- Port 2 Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. Port 2 pins that have 1's written to them are pulled high by the internal pull-ups and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external Programme Memory and during accesses to external Data Memory that use 16-bit addresses. In this application, it uses strong internal pull-ups when emitting 1's. During access to external Data Memory that use 8-bit addresses, Port 2 emits the contents of the P2 Special Function Register.

Port 2 can sink/source three LS TTL inputs. It can drive CMOS inputs with external pull-ups.

In the 80C52E, Port 2 also receives the high-order address bits and control signals during programme verification

Port 3 - Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. Port 3 pins that have 1's written to them are pulled high by the internal pull-ups and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current because of the pull-ups. It also serves the functions of various special features of the MCS-51 Family, as listed below.

PORT PIN	ALTERNATE FUNCTION			
P3.0	RXD	(Serial Input Port)		
P3.1	TXD	(Serial Output Port)		
P3.2	INTO	(External Interrupt 0)		
P3.3	INT1	(External Interrupt 1)		
P3.4	ТО	(Timer 0 External Input)		
P3.5	T1	(Timer 1 External Input)		
P3.6	WR	(External Data Memory Write Strobe)		
P3.7	RD	(External Data Memory Read Strobe)		

Port 3 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pull-ups.



FIGURE 3(c) - CIRCUIT DESCRIPTION (CONTINUED)

- RST A high level on this for two machine cycles while the oscillator is running, resets the device. An internal pull-down resistor permits Power-On reset using only a capacitor connected to V_{DD}. As soon as the reset is applied (V_{IN}), Port 1, 2 and 3 are tied to "1". This operation is achieved asynchronously even if the oscillator does not startup.
- ALE Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activated as though for this purpose at a constant rate of 1/6 of the oscillator frequency except during an external data memory access at which time one ALE pulse is skipped. ALE can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pull-up.
- I_{TL} When an I/O pin on Ports 1, 2 and 3 is used as an input, the external circuit must sink current during the 1 to 0 transition. The maximum sink current is specified as I_{TL}.
- IPD This is the power down I_{DD} current when all output pins are disconnected.
- PSEN Programme Store Enable output is the read strobe to external Programme Memory. PSEN is activated twice each machine cycle during fetches from external Programme Memory (however, when executing out of external Programme Memory, two activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches from internal Programme Memory. PSEN can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pull-up.
- EA When EA is held high, the CPU executes out of internal Programme Memory (unless the Programme Counter exceeds 3FFFH). When EA is held low, the CPU executes only out of external Programme Memory. EA must not be floated.
- XTAL1 Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external oscillator is used.
- XTAL2 Output of the inverting amplifier that forms the oscillator and input of the internal clock generator. This pin should be floated when an external oscillator is used.



FIGURE 3(c) - CIRCUIT DESCRIPTION (CONTINUED)

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output respectively, of an inverting amplifier which is configured for use as an on-chip oscillator, as shown in Figure 3(c)(i). Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected as shown in Figure 3(c)(ii). There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified must be observed.

FIGURE 3(c)(i) - CRYSTAL OSCILLATOR





FIGURE 3(c)(ii) - EXTERNAL DRIVE CONFIGURATION



IDLE AND POWER DOWN OPERATION

Figure 3(c)(iii) shows the internal Idle and Power Down clock configuration. As illustrated, Power Down operation stops the oscillator. Idle mode operation allows the interrupt, serial port and timer blocks to continue to function while the clock to the CPU is gated off.




FIGURE 3(c) - CIRCUIT DESCRIPTION (CONTINUED)

The 80C52E has 2 additional software selectable modes of reduced activity for further reduction in power consumption as follows:-

- (a) In the Idle mode, the CPU is frozen while the RAM, timers, serial port and the interrupt system continue to function.
- (b) In the Power-down mode, the RAM is saved and all other functions are inoperative.

FIGURE 3(c)(iii) - IDLE AND POWER DOWN HARDWARE



These special modes are activated by software via the Special Function Register, PCON. Its hardware address is 87H. PCON is not bit addressable.

PCON: POWER CONTROL REGISTER

(MSB)							(LSB)		
SMOD	-	-	-	GF1	GF0	PD	IDL		
SYMBOL	POSITI	<u>N NC</u>	NAME AND FUNCTION						
SMOD	PCON.7		ouble Baud ra				doubled when		
-	PCON.6		eserved)	s being used i		551,2013.			
-	PCON.	5 (r	eserved)						
-	PCON.4	4 (r	eserved)						
GF1	PCON.	3 G	eneral-purpos	e flag bit.					
GF0	PCON.2	2 G	General-purpose flag bit.						
PD	PCON.	1 P	Power Down bit. Setting this bit activates power down operation.						
IDL	PCON.	D Id	Idle mode bit. Setting this bit activates idle mode operation.						

If 1's are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (000X0000).

- -- -



FIGURE 3(c) - CIRCUIT DESCRIPTION (CONTINUED)

STATUS OF THE EXTERNAL PINS DURING IDLE AND POWER DOWN MODES

MODE	PROGRAMME MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Port data	Port data	Port data	Port data
ldle	External	1	1	Floating	Port data	Address	Port data
Power down	Internal	0	0	Port data	Port data	Port data	Port data
Power down	External	0	0	Floating	Port data	Port data	Port data

IDLE MODE

The instruction that sets PCON.0 is the last instruction executed before the Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Programme Counter, Programme Status Word, Accumulator, RAM and all other registers maintain their data during Idle. The table above describes the status of the external pins during Idle mode.

There are two ways to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following RET1, the next instruction to be executed will be the one following the instruction that wrote a 1 to PCON.0.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during the ldle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When ldle mode is terminated by an enabled interrupt, the service routine can examine the status of the flag bits.

The second way of terminating the Idle mode is with a hardware reset. Since the oscillator is still running, the hardware reset needs to be active for only 2 machine cycles (24 oscillator periods) to complete the reset operation.

POWER DOWN MODE

The instruction that sets PCON.1 is the last executed prior to entering power down. Once power is down, the oscillator is stopped. The contents of the on-chip RAM and the Special Function Register is saved during power down mode. A hardware reset initiates the Special Function Registers (see Table above).

In the Power Down mode, V_{DD} may be lowered to minimise circuit power consumption. Care must be taken to ensure the voltage is not reduced until the power down mode is entered and that the voltage is restored before the hardware reset is applied which frees the oscillator.

Reset should not be released until the oscillator has restarted and stabilised. The table above describes the status of the external pins while in the power down mode. It should be noted that if the power down mode is activated while in external programme memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the data is a 1, the port pin is held high during the power down mode by the strong pull-up.

STOP CLOCK MODE

Due to static design, the MHS80C32E and 80C52E clock speeds can be reduced to 0MHz without any data loss in memory or registers. This mode allows step by step utilisation and permits the reduction in system power consumption by bringing the clock frequency down to any value. At 0MHz, the power consumption is the same as in the Power Down Mode.



FIGURE 3(c) - CIRCUIT DESCRIPTION (CONTINUED)

TIMER/EVENT COUNTER 2

Timer 2 is a 16 bit timer/counter like Timers 0 and 1. It can operate either as a timer or as an event counter. This is selected by bit C/T2 in the Special Function Register T2CON (Figure 1). It has three operating modes: "capture", "autoload" and "baud rate generator", which are selected by bits in T2CON as shown in the table below.


RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16 bit auto-reload
0	1	1	16 bit capture
1	Х	1	baud rate generator
Х	Х	0	(off)

TIMER 2 OPERATING MODES

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then Timer 2 is a 16 bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2=1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H respectively (RCAP2L and RCAP2H are new Special Function Registers in the 80C52E). In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt.

The capture mode is illustrated in the figure below.

TIMER 2 IN CAPTURE MODE



· •·· ·




. . .

FIGURE 3(c) - CIRCUIT DESCRIPTION (CONTINUED)

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it does not only set TF2 but also causes the Timer 2 register to be reloaded with the 16 bit value in registers RCAP2L and RCAP2H, which are preset by software. IF EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16 bit reload and set EXF2.

The auto-reload mode is illustrated in the figure below.



TIMER IN AUTO-RELOAD MODE



FIGURE 3(c) - CIRCUIT DESCRIPTION (CONTINUED)

(MSB) (LSB) EXF2 RCLK C/T2TF2 TCLK EXEN2 TR2 CP/RL2 POSITION NAME AND FUNCTION SYMBOL TF2 **T2CON.7** Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCKL = 1. RXF2 Timer 2 external flag set when either a capture or reload is caused by T2CON.6 a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2=1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. RCLK T2CON.5 Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK=0 causes Timer 1 overflow to be used for the receive clock. TCLK T2CON.4 Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK=0 causes Timer 1 overflows to be used for the transmit clock. EXEN2 T2CON.3 Timer 2 external enable flag. When set, allows capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2=0 causes Timer 2 to ignore events at T2EX. TR2 **T2CON.2** Start/stop control for Timer 2. A logic 1 starts the timer. $C/\overline{T2}$ T2CON.1 Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12). CP/RL2 T2CON.0 Capture/Reload flag. When set, captures will occur on negative transitions at T2EX even if EXEN2=1. When cleared, auto reloads will occur either with Timer 2 overflows or negative transition at T2EX when EXEN2=1. When either RCLK=1 or TCLK=1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.





FIGURE 3(d) - FUNCTIONAL DIAGRAM




READ PORT PIN





. . .

FIGURE 3(e) - INPUT PROTECTION NETWORKS











- -- -

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883C, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

VIC	-	Input Clamp Voltage.
TCLCL	-	Clock Cycle Period.
TCLCX	-	Clock Low Time.
TCHCX	-	Clock High Time.
TCLCH	-	Clock Rise Time.
TCHCL	-	Clock Fall Time.
TLHLL	-	Ale Pulse Width.
TAVLL	-	Address Valid to ALE.
TLLAX	-	Address Hold After ALE.
TLLIV	-	ALE to Valid Instr. In.
TLLPL	-	ALE to PSEN.
TPLPH	-	PSEN Pulse Width.
TPLIV	-	PSEN to Valid Instr. In.
TPXIX	-	Input Instr. Hold After PSEN.
TPXIZ	-	Input Instr. Float After PSEN.
TPXAV	-	PSEN to Address Valid.
TAVIV	-	Address to Valid Instr. In.
TPLAZ	-	PSEN Low to Address Float.
TRLRH	-	RD Pulse Width.
TWLWH	-	WR Pulse Width.
TLLAX	-	Data Address Hold After ALE.
TRLDV	-	RD to Valid Data In.
TRHDX	-	Data Hold After RD.
TRHDZ	-	Data Float After RD.
TLLDV	-	ALE to Valid Data In.
TAVDV	-	Address to Valid Data In.
TLLWL	-	ALE to WR or RD.
TAVWL.	-	Address to WR or RD.
TQVWX	-	Data Valid to WR Transition.
TQVWH	-	Data Setup to WR High.
TWHQX	-	Data Hold After WR.
TRLAZ	-	RD Low to Address Float.
TWHLH	-	RD or WR High to ALE High.



4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 14.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 Deviations from Special In-process Controls
 - (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
 - (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.

- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>(a) Para. 7.1.1(a), H.T.R.B.: Shall not be performed.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 Deviations from Lot Acceptance Tests (Chart V) None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 8.0 grammes for the dual-in-line package and 5.0 grammes for the JLCC and CCP packages.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.



4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a ceramic body and the lids shall be welded, brazed, preform soldered or glass-frit sealed.

4.4.2 Lead Material and Finish

The material shall be either Type 'D' with Type∎'2' finish or Type 'G' with Type '3' finish in accordance with the requirements of ESA/SCC Basic Specification No.∎23500. For chip carrier packages, the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

An index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side.

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>952100201B</u> F
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	
Total Dose Irradiation Level (if applicable)	

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.



4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0-5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

4.7.3 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in test are shown in Figure 5 of this specification.



PAGE 37

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

Na	CHARACTERISTICS	SVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0V, V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 4.0V, V_{SS} = 0V$ f = 1.0MHz Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0V, V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ f = 1.0MHz Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V$, $V_{IH} = 2.2V$ $V_{OUT} = 1.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ f = 1.0MHz Note 1	-	-	-
4	Functional Test 4	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V$, $V_{IH} = 2.2V$ $V_{OUT} = 1.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ f = 1.0MHz Note 1	-	-	-
5	Functional Test 5	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0V, V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ f = 1.0MHz Outputs: 1TTL + 50pF Note 1	-	-	-
6	Functional Test 6	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0V$, $V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ f = 1.0MHz Outputs: 1TTL + 50pF Note 1	-	-	-



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST `	LIM	IITS	
INO.	CHARACTERISTICS	STNDUL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC	MIN	MAX	UNIT
7	Functional Test 7	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0V$, $V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ f = 12MHz Outputs: 1TTL + 50pF Note 1	-	-	-
8	Functional Test 8	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0V$, $V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ f = 12MHz Outputs: 1TTL + 50pF Note 1	-		-
9	Quiescent Current	IDD	3005	4(a)	V _{DD} = 5.5V, V _{SS} = 0V f = 30MHz Note 3 (Pin D 40) (Pin J 38) (Pin C 44)	-	15	mA
10	Supply Current	I _{DD(S)}	3005	4(a)	V _{DD} = 5.5V, V _{SS} = 0V f = 30MHz Note 4 (Pin D 40) (Pin J 38) (Pin C 44)	-	50	mA
11	Power Down Supply Current 1	IDD(PD1)	-	4(a)	V _{DD} = 2.0V, V _{SS} = 0V Notes 2 and 5 (Pin D 40) (Pin J 38) (Pin C 44)	-		μA
12	Power Down Supply Current 2	I _{DD} (PD2)	-	4(a)	V _{DD} = 5.5V, V _{SS} = 0V Note 5 (Pin D 40) (Pin J 38) (Pin C 44)		75	μA
13 to 20	Input Leakage Current Low Level 1	l _{IL1}	-	4(b)	$V_{IN} \text{ (Under Test)} = 0.45V$ $V_{DD} = 5.5V, V_{SS} = 0V$ (Pins D 32-33-34-35-36-37-38-39) (Pins J 30-31-32-33-34-35-36-37) (Pins C 36-37-38-39-40-41-42-43)	- 10	10	µА



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMDUL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	ONIT
21	Input Leakage Current Low Level 2	I _{IL2}	-	4(b)	V _{IN} (Under Test) = 0.45V V _{DD} = 5.5V, V _{SS} = 0V (Pin D 31) (Pin J 29) (Pin C 35)	- 10	10	μΑ
22 to 29	Input Leakage Current High Level 1	liH1	-	4(b)	V _{IN} (Under Test) = 5.5V V _{DD} = 5.5V, V _{SS} = 0V (Pins D 32-33-34-35-36-37-38-39) (Pins J 30-31-32-33-34-35-36-37) (Pins C 36-37-38-39-40-41-42-43)	- 10	10	μА
30	Input Leakage Current High Level 2	I _{IH2}	-	4(b)	V_{IN} (Under Test) = 5.5V V_{DD} = 5.5V, V_{SS} = 0V (Pin D 31) (Pin J 29) (Pin C 35)	- 10	10	μА
31 to 54	Input Current Low Level	Ι _{ΙL}	3009	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) = 0.45 \text{V} \\ V_{IN} \; (\text{Remaining Inputs}) = 0 \text{V} \\ V_{DD} = 5.5 \text{V}, \; V_{SS} \; = 0 \text{V} \\ (\text{Pins D } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}10\text{-}11\text{-}12\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28) \\ (\text{Pins J } 1\text{-}2\text{-}3\text{-}5\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}13\text{-}18\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}40\text{-}41\text{-}42\text{-}43\text{-}44) \\ (\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}11\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}29\text{-}30\text{-}31) \end{array}$	- 75		μΑ
55 to 78	High to Low Transition Current	ΙT	-	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) = 2.0 V \\ V_{IN} \; (\text{Remaining Inputs}) = 0 V \\ V_{DD} = 5.5 V, \; V_{SS} \; = 0 V \\ (\text{Pins D } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}10\text{-}11\text{-}12\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28) \\ (\text{Pins J } 1\text{-}2\text{-}3\text{-}5\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}13\text{-}18\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}40\text{-}41\text{-}42\text{-}43\text{-}44) \\ (\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}11\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}29\text{-}30\text{-}31) \end{array}$	- 750	-	μΑ



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
79 to 86	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	I _{OL} = 3.2mA V _{DD} = 4.5V, V _{SS} = 0V (Pins D 32-33-34-35-36-37-38-39) (Pins J 30-31-32-33-34-35-36-37) (Pins C 36-37-38-39-40-41-42-43)	-	0.45	V
87 to 110	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$\begin{split} & I_{OL} = 1.6\text{mA} \\ & V_{DD} = 4.5\text{V}, \ V_{SS} = 0\text{V} \\ & (\text{Pins D } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}10\text{-}11\text{-}12\text{-}\\ & 13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}\\ & 26\text{-}27\text{-}28) \\ & (\text{Pins J } 1\text{-}2\text{-}3\text{-}5\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}\\ & 13\text{-}18\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}40\text{-}\\ & 41\text{-}42\text{-}43\text{-}44) \\ & (\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}11\text{-}13\text{-}14\text{-}\\ & 15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}\\ & 29\text{-}30\text{-}31) \end{split}$	I	0.45	V
111 to 112	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	I _{OL} = 3.2mA V _{DD} = 4.5V, V _{SS} = 0V (Pins D 29-30) (Pins J 26-27) (Pins C 32-33)	-	0.45	V
113 to 120	Output Voltage High Level 1	V _{OH1}	3006	4(e)	I _{OH} = - 400µA V _{DD} = 4.5V, V _{SS} = 0V (Pins D 32-33-34-35-36-37-38-39) (Pins J 30-31-32-33-34-35-36-37) (Pins C 36-37-38-39-40-41-42-43)	2.4	-	V
121 to 144	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$\begin{split} I_{OH} &= -60\mu A \\ V_{DD} &= 4.5V, \ V_{SS} = 0V \\ (Pins D 1-2-3-4-5-6-7-8-10-11-12-13-14-15-16-17-21-22-23-24-25-26-27-28) \\ (Pins J 1-2-3-5-7-8-9-10-11-12-13-18-19-20-21-22-23-24-25-40-41-42-43-44) \\ (Pins C 2-3-4-5-6-7-8-9-11-13-14-15-16-17-18-19-24-25-26-27-28-29-30-31) \end{split}$	2.4	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

Na	CHARACTERISTICS	extrapol	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STINBUL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	
145 to 152	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$\begin{split} &I_{OH} = -150 \mu A \\ &V_{DD} = 4.5 V, \ V_{SS} = 0 V \\ &Note \ 2 \\ &(Pins \ D \ 32-33-34-35-36-37-38-39) \\ &(Pins \ J \ 30-31-32-33-34-35-36-37) \\ &(Pins \ C \ 36-37-38-39-40-41-42-43) \end{split}$	3.375	-	V
153 to 176	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$\begin{split} I_{OH} &= -25\mu A \\ V_{DD} &= 4.5V, \ V_{SS} = 0V \\ Note & 2 \\ (Pins D 1-2-3-4-5-6-7-8-10-11-12-13-14-15-16-17-21-22-23-24-25-26-27-28) \\ (Pins J 1-2-3-5-7-8-9-10-11-12-13-18-19-20-21-22-23-24-25-40-41-42-43-44) \\ (Pins C 2-3-4-5-6-7-8-9-11-13-14-15-16-17-18-19-24-25-26-27-28-29-30-31) \end{split}$	3.375	-	V
177 to 184	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$\begin{split} I_{OH} &= -40 \mu A \\ V_{DD} &= 4.5 V, \ V_{SS} = 0 V \\ Note & 2 \\ (Pins D 32-33-34-35-36-37-38-39) \\ (Pins J 30-31-32-33-34-35-36-37) \\ (Pins C 36-37-38-39-40-41-42-43) \end{split}$	4.05		V
185 to 208	Output Voltage High Level 6	V _{OH6}	3006	4(e)	$\begin{split} I_{OH} &= -10 \mu A \\ V_{DD} &= 4.5 V, \ V_{SS} &= 0 V \\ Note & 2 \\ (Pins D 1-2-3-4-5-6-7-8-10-11-12-13-14-15-16-17-21-22-23-24-25-26-27-28) \\ (Pins J 1-2-3-5-7-8-9-10-11-12-13-18-19-20-21-22-23-24-25-40-41-42-43-44) \\ (Pins C 2-3-4-5-6-7-8-9-11-13-14-15-16-17-18-19-24-25-26-27-28-29-30-31) \end{split}$	4.04		V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD		TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.		OTWDOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
209 to 210	Output Voltage High Level 7	V _{OH7}	3006	4(e)	$I_{OH} = -400 \mu A$ $V_{DD} = 4.5 V, V_{SS} = 0 V$ (Pins D 29-30) (Pins J 26-27) (Pins C 32-33)	2.4	-	V
211 to 212	Output Voltage High Level 8	V _{OH8}	3006	4(e)	$I_{OH} = -150 \mu A$ $V_{DD} = 4.5 V, V_{SS} = 0 V$ Note 2 (Pins D 29-30) (Pins J 26-27) (Pins C 32-33)	3.375	-	V
213 to 214	Output Voltage High Level 9	V _{OH9}	3006	4(e)	$I_{OH} = -40\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 2 (Pins D 29-30) (Pins J 26-27) (Pins C 32-33)	4.05	-	V
215 to 252	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(f)	$\begin{split} & I_{IN} \; (Under Test) = 100 \mu A \\ & V_{DD} = Open, \; V_{SS} = 0V \\ & Note 2 \\ & (Pins D 1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-21-22-23-24-25-26-27-28-29-30-31-32-33-34-35-33-34-35-36-37-38-39) \\ & (Pins J 1-2-3-4-5-7-8-9-10-11-12-13-14-15-18-19-20-21-22-23-24-25-26-27-29-30-31-32-33-34-35-36-37-40-41-42-43-44) \\ & (Pins C 2-3-4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20-21-24-25-26-27-28-29-30-31-32-33-35-36-37-38-39-40-41-42-43) \end{split}$	0.2	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
100.	ONA KOTENISTICS	STWDOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, $C = LCC)$	MIN	MAX	
253 to 290	Input Clamp Voltage (to V _{DD})	V _{IC2}		4(f)	$\begin{split} & I_{IN} \; (Under Test) = 100 \mu A \\ & V_{DD} = 0V, \; V_{SS} = Open \\ & Note 2 \\ & (Pins D 1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-21-22-23-24-25-26-27-28-29-30-31-32-33-34-35-36-37-38-39-40-41-42-43) split$		- 0.2	V
291	Reset Resistor	RRST	-	-	V _{DD} = 4.5V (Pin D 9) (Pin J 4) (Pin C 10)	50	200	kΩ



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
NO.	CHANACTERISTICS	STMBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
292 to 329	Input/Output Capacitance		-	4(f)	$\begin{array}{l} V_{\text{IN/OUT}} \mbox{ (Not Under Test)} = 0V \\ V_{\text{DD}} = V_{\text{SS}} = 0V \\ \mbox{f} = 1.0\text{MHz} \\ \mbox{Note 6} \\ \mbox{(Pins D 1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-16-17-18-19-21-22-23-24-25-26-27-28-29-30-31-32-33-34-35-36-37-38-39)} \\ \mbox{(Pins J 1-2-3-4-5-7-8-9-10-11-12-13-14-15-18-19-20-21-22-23-24-25-26-27-29-30-31-32-33-34-35-36-37-40-41-42-43-44)} \\ \mbox{(Pins C 2-3-4-5-6-7-8-9-10-11-13-14-15-16-17-18-19-20-21-24-25-26-27-28-29-30-31-32-33-35-36-37-38-39-40-41-42-43)} \\ \end{array}$	T	10	pF
330 to 331	ALE Pulse Width	TLHLL	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 7 (Pin D 30) (Pin J 27) (Pin C 33)	60	-	ns
332 to 333	Address Valid to ALE	TAVLL	-	4(g)	f = $30MHz$ V _{DD} = 4.5V and 5.5V, V _{SS} = $0V$ Note 7 (Pins D (32 to 39) to 30) (Pins J (30 to 37) to 27) (Pins C (36 to 43) to 33)	15		ns
334 to 335	Address Hold to ALE	TLLAX	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 7 (Pins D 30 to (32 to 39)) (Pins J 27 to (30 to 37)) (Pins C 33 to (36 to 43))	35	•	ns
336 to 337	ALE to Valid Inst. In	TLLIV	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 7 (Pins D 30 to (32 to 39)) (Pins J 27 to (30 to 37)) (Pins C 33 to (36 to 43))	100	-	ns

NOTES: See Page 49.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMROL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERIS 100	STWDUL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
338 to 339	PSEN to Valid Inst. In	TPLIV	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 7 (Pins D 29 to (32 to 39)) (Pins J 26 to (30 to 37)) (Pins C 32 to (36 to 43))	65	-	ns
340 to 341	Address to Valid Inst. In	TAVIV	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 7 (Pins D (21 to 28) to (32 to 39)) (Pins J (18 to 25) to (30 to 37)) (Pins C (24 to 31) to (36 to 43))	130	•	ns
342 to 343	RD to Valid Data In	TRLDV	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 7 (Pins D 17 to (32 to 39)) (Pins J 13 to (30 to 37)) (Pins C 19 to (36 to 43))	135	-	ns
344 to 345	ALE to Valid Data In	TLLDV	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 7 (Pins D 30 to (32 to 39)) (Pins J 27 to (30 to 37)) (Pins C 33 to (36 to 43))	235	-	ns
346 to 347	ALE to WR	TLLWL	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 7 (Pins D 30 to 16) (Pins J 27 to 12) (Pins C 33 to 18)	90	115	ns
348 to 349	Address to WR	TAVWL	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 7 (Pins D (32 to 39) to 16) (Pins J (30 to 37) to 12) (Pins C (36 to 43) to 18)	115	•	ns
350 to 351	Address to RD	TAVRL	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 7 (Pins D (32 to 39) to 17) (Pins J (30 to 37) to 13) (Pins C (36 to 43) to 19)	115	-	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
100.	CHANACTENIS 100	STINDUL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNH
352 to 353	ALE to PSEN	TLLPL	-	4(g)	f = $30MHz$ V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pins D 30 to 29) (Pins J 27 to 26) (Pins C 33 to 32)	25	-	ns
354 to 355	PSEN Pulse Width	TPLPH	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pin D 29) (Pin J 26) (Pin C 32)	80	-	ns
356 to 357	PSEN to In Instr. Hold	TPXIX	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 2 (Pins D 29 to (32 to 39)) (Pins J 26 to (30 to 37)) (Pins C 32 to (36 to 43))	-	0	ns
358 to 359	PSEN to Address Valid	TPXAV	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 2 (Pins D 29 to (21 to 28)) (Pins J 26 to (18 to 25)) (Pins C 32 to (26 to 31))	30	-	ns
360 to 361	RD Pulse Width	TRLRH	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pin D 17) (Pin J 13) (Pin C 19)	180		ns
362 to 363	WR Pulse Width	TWLWH	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pin D 16) (Pin J 12) (Pin C 18)	180	•	ns
364 to 365	ALE to Data Address Hold	TLLAXR	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D 30 to (32 to 39)) (Pins J 27 to (30 to 37)) (Pins C 33 to (36 to 43))	55	-	ns



Rev. 'A'

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
110.	CHARACTERISTICS	STNBOL	MIL-STD 883	FIG.	D=D.I.L., J=JLCC, C=LCC)	MIN	MAX	UNIT
366 to 367	RD to Data Hold	TRHDX	-	4(g)	f = 30 MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 2 (Pins D 17 to (32 to 39)) (Pins J 13 to (30 to 37)) (Pins C 19 to (36 to 43))	-	0	ns
368 to 369	RD to Data Float	TRHDZ	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D 17 to (32 to 39)) (Pins J 13 to (30 to 37)) (Pins C 19 to (36 to 43))	60	-	ns
370 to 371	Address to Valid Data In	TAVDV	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 2 (Pins D (21 to 28) to (32 to 39)) (Pins J (18 to 25) to (30 to 37)) (Pins C (24 to 31) to (36 to 43))	260	-	ns
372 to 373	ALE to RD	TLLRL	-	4(g)	f = $30MHz$ V _{DD} = 4.5V and 5.5V, V _{SS} = $0V$ Note 2 (Pins D 30 to 17) (Pins J 27 to 13) (Pins C 33 to 19)	90	115	ns
374 to 375	Data Valid to WR	ΤΩν₩Χ	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D (32 to 39) to 16) (Pins J (30 to 37) to 12) (Pins C (36 to 43) to 18)	20	-	ns
376 to 377	Data Setup to WR High	TQVWH	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 2 (Pins D (32 to 39) to 16) (Pins J (30 to 37) to 12) (Pins C (36 to 43) to 18)	215	•	ns
378 to 379	WR to Data Hold	TWHQX		4(g)	f = $30MHz$ V _{DD} = 4.5V and 5.5V, V _{SS} = $0V$ Note 2 (Pins D 16 to (32 to 39)) (Pins J 12 to (30 to 37)) (Pins C 18 to (36 to 43))	20	-	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
140.		OTMEOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
380 to 381	RD Low to Address Float	TRLAZ	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pins D 17 to (32 to 39)) (Pins J 13 to (30 to 37)) (Pins C 19 to (36 to 43))	-	0	ns
382 to 383	WR High to ALE High	TWHLH	-	4(g)	f = $30MHz$ V _{DD} = 4.5V and 5.5V, V _{SS} = $0V$ Note 2 (Pins D 16 to 30) (Pins J 12 to 27) (Pins C 18 to 33)	20	40	ns
384 to 385	RD High to ALE High	TRHLH	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D 17 to 30) (Pins J 13 to 27) (Pins C 19 to 33)	20	40	ns
386 to 387	Serial Port Clock Cycle Time	TXLXL	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2	400	57	ns
388 to 389	Out Data Setup to Clock	ΤQVXΗ	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2	300	-	ns
390 to 391	Clock to Out Data Hold	TXHQX	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2	50	-	ns
392 to 393	Clock to In Data Hold	TXHDX	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2	-	0	ns
394 to 395	Clock High to In Data Valid	TXHDV	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2	300	-	ns



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONT'D)

NOTES

 Functional test includes: instruction set, internal registers, interrupts, timer, serial port, external data, programme counter, ram, idle mode, power-down mode. Other parameters (guaranteed):


V _{IL} min = -0.5V	V _{IL} max = 0.2V _{DD} - 0.25V (0.85V at 5.5V) Except Pin EA: V _{IL} max = 0.2V _{DD} - 0.45V.
1/2	$1/1 = min = 0.0 1/1 = \pm 1.1 1/1 (0.0)/1 = \pm 4.5 1/1$

 $V_{IH} max = V_{DD} + 0.5V$ $V_{IH} min = 0.2V_{DD} + 1.1V$ (2.0V at 4.5V) Except Pins XTAL1, RESET: $V_{IH} min = 0.7V_{DD} + 0.2V$.

- 2. Guaranteed but not tested.
- 3. I_{DD} is measured with all output pins disconnected; XTAL1 driven with TCLCH = TCHCL = 5.0ns, $V_{IL} = V_{SS} + 0.5V$, $V_{IH} = V_{DD} 0.5V$; XTAL2 = NC; $\overline{EA} = RST = V_{SS}$; PORT0 = V_{DD} .
- 4. $I_{DD(S)}$ is measured with all output pins disconnected. XTAL1 driven with TCLCH = TCHCL = 5.0ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTAL2 = NC; PORT0 = EA = RST = V_{SS} .
- 5. $I_{DD(PD)}$ is measured with all output pins disconnected; $\overline{EA} = PORT0 = V_{DD}$; XTAL2 = NC; XTAL1 = RST = V_{SS} .
- 6. Characterised at Initial design or at major Design or Process change. Guaranteed but not tested.
- 7. Measurements shall be performed on a 100% basis, Read and Record.



No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STINDUL	MIL-STD 883	FIG.	D=D.I.L., J=JLCC, C=LCC)	MIN	MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0V, V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 4.0V, V_{SS} = 0V$ f = 1.0MHz Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0V, V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ f = 1.0MHz Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V$, $V_{IH} = 2.2V$ $V_{OUT} = 1.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ f = 1.0MHz Note 1	-		-
4	Functional Test 4	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.8V$, $V_{IH} = 2.2V$ $V_{OUT} = 1.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ f = 1.0MHz Note 1	-	-	-
5	Functional Test 5	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0V, V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 4.5V, V_{SS} = 0V$ f = 1.0MHz Outputs: 1TTL + 50pF Note 1		-	-
6	Functional Test 6	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0V, V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 5.5V, V_{SS} = 0V$ f = 1.0MHz Outputs: 1TTL + 50pF Note 1	-	-	-





No	CHARACTERISTICS	SVMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
No.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC	MIN	MAX	
7	Functional Test 7	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0V$, $V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ f = 12MHz Outputs: 1TTL + 50pF Note 1	-	-	-
8	Functional Test 8	-	-	3(b)	Verify Truth Table with Load. $V_{IL} = 0V$, $V_{IH} = 3.0V$ $V_{OUT} = 1.5V$ $V_{DD} = 5.5V$, $V_{SS} = 0V$ f = 12MHz Outputs: 1TTL + 50pF Note 1	-	-	-
9	Quiescent Current	IDD	3005	4(a)	V _{DD} = 5.5V, V _{SS} = 0V f = 30MHz Note 3 (Pin D 40) (Pin J 38) (Pin C 44)	-	15	mA
10	Supply Current	I _{DD(S)}	3005	4(a)	V _{DD} = 5.5V, V _{SS} = 0V f = 30MHz Note 4 (Pin D 40) (Pin J 38) (Pin C 44)	-	50	mA
11	Power Down Supply Current 1	I _{DD(PD1)}	-	4(a)	V _{DD} = 2.0V, V _{SS} = 0V Notes 2 and 5 (Pin D 40) (Pin J 38) (Pin C 44)	-	75	μΑ
12	Power Down Supply Current 2	I _{DD(PD2)}	-	4(a)	V _{DD} = 5.5V, V _{SS} = 0V Note 5 (Pin D 40) (Pin J 38) (Pin C 44)	-	75	μА
13 to 20	Input Leakage Current Low Level 1	liL1	-	4(b)	V _{IN} (Under Test) = 0.45V V _{DD} = 5.5V, V _{SS} = 0V (Pins D 32-33-34-35-36-37-38-39) (Pins J 30-31-32-33-34-35-36-37) (Pins C 36-37-38-39-40-41-42-43)	- 10	10	μА



No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.	CHARACTERIS 100	STMBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, $C = LCC)$	MIN	MAX	UNIT
21	Input Leakage Current Low Level 2	I _{IL2}	-	4(b)	V _{IN} (Under Test) = 0.45V V _{DD} = 5.5V, V _{SS} = 0V (Pin D 31) (Pin J 29) (Pin C 35)	- 10	10	μА
22 to 29	Input Leakage Current High Level 1	liH1	-	4(b)	$V_{IN} \text{ (Under Test)} = 5.5V \\ V_{DD} = 5.5V, V_{SS} = 0V \\ \text{(Pins D 32-33-34-35-36-37-38-39)} \\ \text{(Pins J 30-31-32-33-34-35-36-37)} \\ \text{(Pins C 36-37-38-39-40-41-42-43)} \\ \end{array}$	- 10	10	μА
30	Input Leakage Current High Level 2	l _{IH2}	-	4(b)	V _{IN} (Under Test) = 5.5V V _{DD} = 5.5V, V _{SS} = 0V (Pin D 31) (Pin J 29) (Pin C 35)	- 10	10	μΑ
31 to 54	Input Current Low Level	Ι <u>ι</u>	3009	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) = 0.45 \text{V} \\ V_{IN} \; (\text{Remaining Inputs}) = 0 \text{V} \\ V_{DD} = 5.5 \text{V}, \; V_{SS} \; = 0 \text{V} \\ (\text{Pins D } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}10\text{-}11\text{-}12\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28) \\ (\text{Pins J } 1\text{-}2\text{-}3\text{-}5\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}13\text{-}18\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}40\text{-}41\text{-}42\text{-}43\text{-}44) \\ (\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}11\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}29\text{-}30\text{-}31) \end{array}$	- 75	-	μA
55 to 78	High to Low Transition Current	liτ	-	4(c)	$\begin{array}{l} V_{IN} \; (\text{Under Test}) = 2.0 V \\ V_{IN} \; (\text{Remaining Inputs}) = 0 V \\ V_{DD} = 5.5 V, \; V_{SS} \; = 0 V \\ (\text{Pins D } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}10\text{-}11\text{-}12\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28) \\ (\text{Pins J } 1\text{-}2\text{-}3\text{-}5\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}13\text{-}18\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}40\text{-}41\text{-}42\text{-}43\text{-}44) \\ (\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}11\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}29\text{-}30\text{-}31) \end{array}$	- 750	-	μA



No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
INO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
79 to 86	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	I _{OL} = 3.2mA V _{DD} = 4.5V, V _{SS} = 0V (Pins D 32-33-34-35-36-37-38-39) (Pins J 30-31-32-33-34-35-36-37) (Pins C 36-37-38-39-40-41-42-43)	-	0.45	V
87 to 110	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	$\begin{split} I_{OL} &= 1.6\text{mA} \\ V_{DD} &= 4.5\text{V}, \ V_{SS} = 0\text{V} \\ (\text{Pins D } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}10\text{-}11\text{-}12\text{-}\\ 13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}\\ 26\text{-}27\text{-}28) \\ (\text{Pins J } 1\text{-}2\text{-}3\text{-}5\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}\\ 13\text{-}18\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}40\text{-}\\ 41\text{-}42\text{-}43\text{-}44) \\ (\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}11\text{-}13\text{-}14\text{-}\\ 15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}\\ 29\text{-}30\text{-}31) \end{split}$	-	0.45	V
111 to 112	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	I _{OL} = 3.2mA V _{DD} = 4.5V, V _{SS} = 0V (Pins D 29-30) (Pins J 26-27) (Pins C 32-33)	-	0.45	V
113 to 120	Output Voltage High Level 1	V _{OH1}	3006	4(e)	I _{OH} = -400μA V _{DD} = 4.5V, V _{SS} = 0V (Pins D 32-33-34-35-36-37-38-39) (Pins J 30-31-32-33-34-35-36-37) (Pins C 36-37-38-39-40-41-42-43)	2.4	-	V
121 to 144	Output Voltage High Level 2	V _{OH2}	3006	4(e)	$\begin{split} I_{OH} &= -60\mu A \\ V_{DD} &= 4.5V, \ V_{SS} = 0V \\ (\text{Pins D } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}10\text{-}11\text{-}12\text{-}\\ 13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}\\ 26\text{-}27\text{-}28) \\ (\text{Pins J } 1\text{-}2\text{-}3\text{-}5\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}\\ 13\text{-}18\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}40\text{-}\\ 41\text{-}42\text{-}43\text{-}44) \\ (\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}11\text{-}13\text{-}14\text{-}\\ 15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}\\ 29\text{-}30\text{-}31) \end{split}$	2.4	-	V



No.	CHARACTERISTICS	SYMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STNBUL	MIL-STD 883	FIG.	$D = D.I.L., J = JLCC, \\C = LCC)$	MIN	MAX	UNIT
145 to 152	Output Voltage High Level 3	V _{OH3}	3006	4(e)	$\begin{split} &I_{OH} = -150 \mu A \\ &V_{DD} = 4.5 V, \ V_{SS} = 0 V \\ &Note \ 2 \\ &(Pins \ D \ 32-33-34-35-36-37-38-39) \\ &(Pins \ J \ 30-31-32-33-34-35-36-37) \\ &(Pins \ C \ 36-37-38-39-40-41-42-43) \end{split}$	3.375	_	V
153 to 176	Output Voltage High Level 4	V _{OH4}	3006	4(e)	$\begin{split} I_{OH} &= -25 \mu A \\ V_{DD} &= 4.5 V, \ V_{SS} = 0 V \\ Note & 2 \\ (Pins D 1-2-3-4-5-6-7-8-10-11-12-13-14-15-16-17-21-22-23-24-25-26-27-28) \\ (Pins J 1-2-3-5-7-8-9-10-11-12-13-18-19-20-21-22-23-24-25-40-41-42-43-44) \\ (Pins C 2-3-4-5-6-7-8-9-11-13-14-15-16-17-18-19-24-25-26-27-28-29-30-31) \end{split}$	3.375	-	V
177 to 184	Output Voltage High Level 5	V _{OH5}	3006	4(e)	$\begin{split} &I_{OH} = -40 \mu A \\ &V_{DD} = 4.5 V, \ V_{SS} = 0 V \\ &Note \ 2 \\ &(Pins \ D \ 32 - 33 - 34 - 35 - 36 - 37 - 38 - 39) \\ &(Pins \ J \ 30 - 31 - 32 - 33 - 34 - 35 - 36 - 37) \\ &(Pins \ C \ 36 - 37 - 38 - 39 - 40 - 41 - 42 - 43) \end{split}$	4.05	-	V
185 to 208	Output Voltage High Level 6	V _{OH6}	3006	4(e)	$\begin{split} I_{OH} &= -10 \mu A \\ V_{DD} &= 4.5 V, \ V_{SS} = 0 V \\ Note & 2 \\ (Pins D 1-2-3-4-5-6-7-8-10-11-12-13-14-15-16-17-21-22-23-24-25-26-27-28) \\ (Pins J 1-2-3-5-7-8-9-10-11-12-13-18-19-20-21-22-23-24-25-40-41-42-43-44) \\ (Pins C 2-3-4-5-6-7-8-9-11-13-14-15-16-17-18-19-24-25-26-27-28-29-30-31) \end{split}$	4.04	-	V



.

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
209 to 210	Output Voltage High Level 7	V _{OH7}	3006	4(e)	I _{OH} = - 400µA V _{DD} = 4.5V, V _{SS} = 0V (Pins D 29-30) (Pins J 26-27) (Pins C 32-33)	2.4	-	V
211 to 212	Output Voltage High Level 8	V _{OH8}	3006	4(e)	$I_{OH} = -150 \mu A$ $V_{DD} = 4.5 V, V_{SS} = 0 V$ Note 2 (Pins D 29-30) (Pins J 26-27) (Pins C 32-33)	3.375	•	V
213 to 214	Output Voltage High Level 9	V _{OH9}	3006	4(e)	$I_{OH} = -40\mu A$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 2 (Pins D 29-30) (Pins J 26-27) (Pins C 32-33)	4.05	-	V
215 to 252	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(f)	$\begin{split} & I_{IN} \ (\text{Under Test}) = 100 \mu \text{A} \\ & V_{DD} = \text{Open}, \ V_{SS} = 0 \text{V} \\ & \text{Note 2} \\ & (\text{Pins D 1-2-3-4-5-6-7-8-9-10-11-} \\ & 12-13-14-15-16-17-18-19-21-22- \\ & 23-24-25-26-27-28-29-30-31-32- \\ & 33-34-35-36-37-38-39) \\ & (\text{Pins J 1-2-3-4-5-7-8-9-10-11-12-} \\ & 13-14-15-18-19-20-21-22-23-24- \\ & 25-26-27-29-30-31-32-33-34-35- \\ & 36-37-40-41-42-43-44) \\ & (\text{Pins C 2-3-4-5-6-7-8-9-10-11-13-} \\ & 14-15-16-17-18-19-20-21-24-25- \\ & 26-27-28-29-30-31-32-33-35-36- \\ & 37-38-39-40-41-42-43) \end{split}$	0.2		V



.

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTERISTICS	STMBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC	MIN	MAX	UNIT
253 to 290	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(f)	$\begin{split} &I_{IN} \text{ (Under Test)} = 100 \mu \text{A} \\ &V_{DD} = 0 \text{V}, \ V_{SS} = \text{Open} \\ &\text{Note 2} \\ &(\text{Pins D } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}29\text{-}30\text{-}31\text{-}32\text{-}33\text{-}34\text{-}35\text{-}36\text{-}37\text{-}38\text{-}39)} \\ &(\text{Pins J } 1\text{-}2\text{-}3\text{-}4\text{-}5\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}12\text{-}13\text{-}14\text{-}15\text{-}18\text{-}19\text{-}20\text{-}21\text{-}22\text{-}23\text{-}24\text{-}25\text{-}26\text{-}27\text{-}29\text{-}30\text{-}31\text{-}32\text{-}33\text{-}34\text{-}35\text{-}36\text{-}37\text{-}40\text{-}41\text{-}42\text{-}43\text{-}44)} \\ &(\text{Pins C } 2\text{-}3\text{-}4\text{-}5\text{-}6\text{-}7\text{-}8\text{-}9\text{-}10\text{-}11\text{-}13\text{-}14\text{-}15\text{-}16\text{-}17\text{-}18\text{-}19\text{-}20\text{-}21\text{-}24\text{-}25\text{-}26\text{-}27\text{-}28\text{-}29\text{-}30\text{-}31\text{-}32\text{-}33\text{-}35\text{-}36\text{-}37\text{-}38\text{-}39\text{-}40\text{-}41\text{-}42\text{-}43)} \end{split}$	-	- 0.2	V
291	Reset Resistor	RRST	-	-	V _{DD} = 4.5V (Pin D 9) (Pin J 4) (Pin C 10)	50	200	kΩ



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES -<u> 35</u>

a.c.	PAF	łam	EI	ER

No.	CHARACTERISTICS	SVMROI	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTERISTICS	STMBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, $C = LCC)$	MIN	MAX	UNIT
292 to 329	Input/Output Capacitance		-	4(f)	$V_{IN/OUT} \text{ (Not Under Test)} = 0V$ $V_{DD} = V_{SS} = 0V$ f = 1.0MHz Note 6 (Pins D 1-2-3-4-5-6-7-8-9-10-11- 12-13-14-15-16-17-18-19-21-22- 23-24-25-26-27-28-29-30-31-32- 33-34-35-36-37-38-39) (Pins J 1-2-3-4-5-7-8-9-10-11-12- 13-14-15-18-19-20-21-22-23-24- 25-26-27-29-30-31-32-33-34-35- 36-37-40-41-42-43-44) (Pins C 2-3-4-5-6-7-8-9-10-11-13- 14-15-16-17-18-19-20-21-24-25- 26-27-28-29-30-31-32-33-35-36- 37-38-39-40-41-42-43)		10	pF
330 to 331	ALE Pulse Width	TLHLL	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 7 (Pin D 30) (Pin J 27) (Pin C 33)	60	-	ns
332 to 333	Address Valid to ALE	TAVLL	-	4(g)	$ f = 30 MHz V_{DD} = 4.5 V and 5.5 V, V_{SS} = 0 V Note 7 (Pins D (32 to 39) to 30) (Pins J (30 to 37) to 27) (Pins C (36 to 43) to 33) $	15	-	ns
334 to 335	Address Hold to ALE	TLLAX	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 7 (Pins D 30 to (32 to 39)) (Pins J 27 to (30 to 37)) (Pins C 33 to (36 to 43))	35	-	ns
336 to 337	ALE to Valid Inst. In	TLLIV	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 7 (Pins D 30 to (32 to 39)) (Pins J 27 to (30 to 37)) (Pins C 33 to (36 to 43))	100	u	ns



PAGE 58

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	evmpol	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.	CHANACTERISTICS	STNBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, $C = LCC)$	MIN	MAX	
338 to 339	PSEN to Valid Inst. In	TPLIV	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 7 (Pins D 29 to (32 to 39)) (Pins J 26 to (30 to 37)) (Pins C 32 to (36 to 43))	65	-	ns
340 to 341	Address to Valid Inst. In	TAVIV	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 7 (Pins D (21 to 28) to (32 to 39)) (Pins J (18 to 25) to (30 to 37)) (Pins C (24 to 31) to (36 to 43))	130	-	ns
342 to 343	RD to Valid Data In	TRLDV	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 7 (Pins D 17 to (32 to 39)) (Pins J 13 to (30 to 37)) (Pins C 19 to (36 to 43))	135	-	ns
344 to 345	ALE to Valid Data In	TLLDV	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 7 (Pins D 30 to (32 to 39)) (Pins J 27 to (30 to 37)) (Pins C 33 to (36 to 43))	235	-	ns
346 to 347	ALE to WR	TLLWL	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 7 (Pins D 30 to 16) (Pins J 27 to 12) (Pins C 33 to 18)	90	115	ns
348 to 349	Address to WR	TAVWL	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 7 (Pins D (32 to 39) to 16) (Pins J (30 to 37) to 12) (Pins C (36 to 43) to 18)	115	•	ns
350 to 351	Address to RD	TAVRL		4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 7 (Pins D (32 to 39) to 17) (Pins J (30 to 37) to 13) (Pins C (36 to 43) to 19)	115	-	ns



No.		RISTICS SYMBOL MIL OTD FIG		(PINS UNDER TEST	LIM	IITS	UNIT	
110.	GHANAGTENISTIGG	OT MODE	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	
352 to 353	ALE to PSEN	TLLPL	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pins D 30 to 29) (Pins J 27 to 26) (Pins C 33 to 32)	25	-	ns
354 to 355	PSEN Pulse Width	TPLPH	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pin D 29) (Pin J 26) (Pin C 32)	80	-	ns
356 to 357	PSEN to In Instr. Hold	TPXIX	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 2 (Pins D 29 to (32 to 39)) (Pins J 26 to (30 to 37)) (Pins C 32 to (36 to 43))	-	0	ns
358 to 359	PSEN to Address Valid	TPXAV	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pins D 29 to (21 to 28)) (Pins J 26 to (18 to 25)) (Pins C 32 to (26 to 31))	30	-	ns
360 to 361	RD Pulse Width	TRLRH	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pin D 17) (Pin J 13) (Pin C 19)	180	-	ns
362 to 363	WR Pulse Width	TWLWH	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pin D 16) (Pin J 12) (Pin C 18)	180		ns
364 to 365	ALE to Data Address Hold	TLLAXR	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pins D 30 to (32 to 39)) (Pins J 27 to (30 to 37)) (Pins C 33 to (36 to 43))	55	-	ns



Rev. 'A'

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES a.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SVMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHANACTERISTICS	3 HMBOL	MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	UNIT
366 to 367	RD to Data Hold	TRHDX	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D 17 to (32 to 39)) (Pins J 13 to (30 to 37)) (Pins C 19 to (36 to 43))	-	0	ns
368 to 369	RD to Data Float	TRHDZ	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D 17 to (32 to 39)) (Pins J 13 to (30 to 37)) (Pins C 19 to (36 to 43))	60	n	ns
370 to 371	Address to Valid Data In	TAVDV	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D (21 to 28) to (32 to 39)) (Pins J (18 to 25) to (30 to 37)) (Pins C (24 to 31) to (36 to 43))	260	-	ns
372 to 373	ALE to RD	TLLRL	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D 30 to 17) (Pins J 27 to 13) (Pins C 33 to 19)	90	115	ns
374 to 375	Data Valid to WR	TQVWX	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D (32 to 39) to 16) (Pins J (30 to 37) to 12) (Pins C (36 to 43) to 18)	20	-	ns
376 to 377	Data Setup to WR High	TQVWH	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 2 (Pins D (32 to 39) to 16) (Pins J (30 to 37) to 12) (Pins C (36 to 43) to 18)	215		ns
378 to 379	WR to Data Hold	TWHQX	-	4(g)	f = 30MHz $V_{DD} = 4.5V \text{ and } 5.5V, V_{SS} = 0V$ Note 2 (Pins D 16 to (32 to 39)) (Pins J 12 to (30 to 37)) (Pins C 18 to (36 to 43))	20	-	ns




No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
110.	ONANAOTENIONOO		MIL-STD 883	FIG.	D = D.I.L., J = JLCC, C = LCC)	MIN	MAX	
380 to 381	RD Low to Address Float	TRLAZ	-	4(g)	f = 30MHz V_{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2 (Pins D 17 to (32 to 39)) (Pins J 13 to (30 to 37)) (Pins C 19 to (36 to 43))	-	0	ns
382 to 383	WR High to ALE High	TWHLH	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2 (Pins D 16 to 30) (Pins J 12 to 27) (Pins C 18 to 33)	20	40	ns
384 to 385	RD High to ALE High	TRHLH	-	4(g)	f = $30MHz$ V _{DD} = 4.5V and 5.5V, V _{SS} = $0V$ Note 2 (Pins D 17 to 30) (Pins J 13 to 27) (Pins C 19 to 33)	20	40	ns
386 to 387	Serial Port Clock Cycle Time	TXLXL	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V_{SS} = 0V Note 2	400	-	ns
388 to 389	Out Data Setup to Clock	TQVXH	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2	300	-	ns
390 to 391	Clock to Out Data Hold	TXHQX	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2	50	-	ns
392 to 393	Clock to In Data Hold	TXHDX	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2	-	0	ns
394 to 395	Clock High to In Data Valid	TXHDV	-	4(g)	f = 30MHz V _{DD} = 4.5V and 5.5V, V _{SS} = 0V Note 2	300	-	ns



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - SUPPLY CURRENT


FIGURE 4(a)(i) - QUIESCENT CURRENT



NOTES

1. All remaining pins open.


FIGURE 4(a)(ii) - ACTIVE CURRENT



NOTES

1. All remaining pins open.

FIGURE 4(a)(iii) - POWER DOWN CURRENT




. . .

NOTES 1. All remaining pins open.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - INPUT LEAKAGE CURRENT





NOTES

1. Each input to be tested separately.

FIGURE 4(c) - INPUT CURRENT LOW LEVEL

FIGURE 4(d) - OUTPUT VOLTAGE LOW LEVEL





NOTES

1. Each input to be tested separately.


NOTES


1. Each output to be tested separately.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(e) - OUTPUT VOLTAGE HIGH LEVEL






NOTES

1. Each output to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4(g) - INPUT AND OUTPUT CAPACITANCE



NOTES

- 1. Test frequency = 1.0MHz.
- 2. Each input and output is to be tested separately.




Rev. 'A'

PAGE 65


FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - PROPAGATION DELAY AND TRANSITION TIME

EXTERNAL PROGRAMME MEMORY READ CYCLE



EXTERNAL DATA MEMORY READ CYCLE



EXTERNAL DATA MEMORY WRITE CYCLE








FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

EXTERNAL CLOCK WAVEFORMS



SHIFT REGISTER TIMING WAVEFORMS

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
TXLXL	Serial Port Clock Time	12TCLCL	-	μs
TQVXH	Output Data Setup to Clock Rising Edge	10TCLCL-133	-	ns
TXHQX	Output Data Hold After Clock Rising Edge	2TCLCL-117	_	ns
TXHDX	Input Data Hold After Clock Rising Edge	0	-	ns
TXHDV	Clock Rising Edge to Input Data Valid	-	10TLCL-133	ns



. . .



- **-**.. ..

TABLE 4 - PARAMETER DRIFT VALUES


No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
10	Supply Current	I _{DD(S)}	As per Table 2	As per Table 2	±5.0	mA
12	Power Down Supply Current 2	I _{DD(PD2)}	As per Table 2	As per Table 2	±7.5	μA
13 to 20	Input Leakage Current Low Level 1	I _{IL1}	As per Table 2	As per Table 2	± 1.0	μA
21	Input Leakage Current Low Level 2	I _{IL2}	As per Table 2	As per Table 2	±1.0	μA
22 to 29	Input Leakage Current High Level 1	l _{lH1}	As per Table 2	As per Table 2	± 1.0	μA
30	Input Leakage Current High Level 2	I _{IH2}	As per Table 2	As per Table 2	±1.0	μΑ
31 to 54	Input Current Low Level	I _{IL.}	As per Table 2	As per Table 2	±7.5	μA
55 to 78	High to Low Transition Current	lπ	As per Table 2	As per Table 2	± 75	μA
79 to 86	Output Voltage Low Level 1	V _{OL1}	As per Table 2	As per Table 2	±0.04	V
87 to 110	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	±0.04	V
111 to 112	Output Voltage Low Level 3	V _{OL3}	As per Table 2	As per Table 2	±0.04	V
113 to 120	Output Voltage High Level 1	V _{OH1}	As per Table 2	As per Table 2	±0.2	V
121 to 144	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	±0.2	V
209 to 210	Output Voltage High Level 7	V _{OH7}	As per Table 2	As per Table 2	±0.2	V



TABLE 5 - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0 - 5)	°C
2	Outputs - (Pins1-2-3-4-5-6-7-8-10-11-12-13-14-15- 16-17-21-22-23-24-25-26-27-28-29-30- 32-33-34-35-36-37-38-39)	V _{OUT}	Parallel connected	-
3	Input - (Pin 18)	V _{IN}	V _{SS}	V
4	Inputs - (Pin 19)	V _{IN}	V _{GEN1}	Vac
5	Input - (Pin 9)	V _{IN}	V _{GEN2}	Vac
6	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	f GEN1	400k ± 20% 50% Duty Cycle	Hz
8	Pulse Square Wave	GEN2	One 60µs positive pulse each 265µs	
9	Positive Supply Voltage (Pin 40)	V _{DD}	+5.5(+0-0.5)	V
10	Negative Supply Voltage (Pin 20)	V _{SS}	0	V

- **<u>NOTES</u>** 1. Input Protection Resistor = Output Load = $1.0k\Omega$.







FIGURE 5 - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



NOTES

1. D.U.T. pins are connected to their equivalent pins on each device by a bus common to all devices through individual 1.0kΩ resistors.

•...



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION No. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}.$

4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(b) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(b) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	LIM	IITS	
No.	CHARACTERISTICS	STINBUL	TEST METHOD	CONDITIONS	MIN	MAX	UNIT
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-
4	Functional Test 4	-	As per Table 2	As per Table 2		-	-
5	Functional Test 5	_	As per Table 2	As per Table 2	-	-	-
6	Functional Test 6	-	As per Table 2	As per Table 2	-	-	-
. 7	Functional Test 7	-	As per Table 2	As per Table 2	-	-	-
8	Functional Test 8	-	As per Table 2	As per Table 2	_	-	-
9	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	-	15	mA
10	Supply Current	I _{DD(S)}	As per Table 2	As per Table 2	-	50	mA
12	Power Down Supply Current 2	I _{DD(PD2)}	As per Table 2	As per Table 2	-	75	μΑ
13 to 20	Input Leakage Current Low Level 1	I _{IL1}	As per Table 2	As per Table 2	- 10	10	μA
21	Input Leakage Current Low Level 2	I _{IL2}	As per Table 2	As per Table 2	- 10	10	μΑ
22 to 29	Input Leakage Current High Level 1	I _{IH1}	As per Table 2	As per Table 2	- 10	10	μА
30	Input Leakage Current High Level 2	I _{IH2}	As per Table 2	As per Table 2	- 10	10	μΑ
31 to 54	Input Current Low Level	Ι _Ι	As per Table 2	As per Table 2	-75	-	μΑ
55 to 78	High to Low Transition Current	lıт	As per Table 2	As per Table 2	- 750	-	μA
79 to 86	Output Voltage Low Level 1	V _{OL1}	As per Table 2	As per Table 2	-	0.45	V
87 to 110	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	-	0.45	V
111 to 112	Output Voltage Low Level 3	V _{OL3}	As per Table 2	As per Table 2	-	0.45	V



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

Nic	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	LIM	IITS	
No.	CHARACTERISTICS	STINBUL	TEST METHOD	CONDITIONS	MIN	MAX	UNIT
113 to 120	Output Voltage High Level 1	V _{OH1}	As per Table 2	As per Table 2	2.4	-	V
121 to 144	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	2.4	-	V
209 to 210	Output Voltage High Level 7	V _{OH7}	As per Table 2	As per Table 2	2.4	-	V
291	Reset Resistor	RRST	As per Table 2	As per Table 2	50	200	kΩ
330 to 331	ALE Pulse Width	TLHLL	As per Table 2	As per Table 2	60	-	ns
332 to 333	Address Valid to ALE	TAVLL	As per Table 2	As per Table 2	15	-	ns
334 to 335	Address Hold to ALE	TLLAX	As per Table 2	As per Table 2	35	-	ns
336 to 337	ALE to Valid Inst. In	TLLIV	As per Table 2	As per Table 2	100	-	ns
338 to 339	PSEN to Valid Inst. In	TPLIV	As per Table 2	As per Table 2	65	-	ns
340 to 341	Address to Valid Inst. In	TAVIV	As per Table 2	As per Table 2	130	-	ns
342 to 343	RD to Valid Data In	TRLDV	As per Table 2	As per Table 2	135	-	ns
344 to 345	ALE to Valid Data In	TLLDV	As per Table 2	As per Table 2	235	-	ns
346 to 347	ALE to WR	TLLWL	As per Table 2	As per Table 2	90	115	ns
348 to 349	Address to WR	TAVWL	As per Table 2	As per Table 2	115	-	ns




TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING (CONT'D)

No.	CHARACTERISTICS	SYMBOL SPEC. AND/OR TEST		LIM	ITS	UNIT	
NO.	UNANAUTENISTIUS	5 HVIDOL	TEST METHOD	CONDITIONS	MIN	MAX	UNIT
350 to 351	Address to RD	TAVRL	As per Table 2	As per Table 2	115	-	ns



. . .

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



NOTES

1. R = Input/Output Protection Resistor = $1.0k\Omega$.



TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

No	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	LIM	ITS	
No.	CHARACTERISTICS	STIVIBUL	TEST METHOD	CONDITIONS	MIN	MAX	UNIT
9	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	-	100	mA
10	Supply Current	I _{DD(S)}	As per Table 2	As per Table 2	-	100	mA
12	Power Down Supply Current 2	IDD(PD2)	As per Table 2	As per Table 2	-	15.0	mA
13 to 20	Input Leakage Current Low Level 1	l _{IL1}	As per Table 2	As per Table 2	-10	10	μΑ
21	Input Leakage Current Low Level 2	I _{IL2}	As per Table 2	As per Table 2	- 10	10	μA
22 to 29	Input Leakage Current High Level 1	I _{IH1}	As per Table 2	As per Table 2	- 10	10	μА
30	Input Leakage Current High Level 2	I _{IH2}	As per Table 2	As per Table 2	- 10	10	μΑ
31 to 54	Input Current Low Level	Ι _{ΙL}	As per Table 2	As per Table 2	- 75	-	μΑ
55 to 78	High to Low Transition Current	lıŢ	As per Table 2	As per Table 2	- 750	_	μΑ
79 to 86	Output Voltage Low Level 1	V _{OL1}	As per Table 2	As per Table 2	-	0.45	V
87 to 110	Output Voltage Low Level 2	V _{OL2}	As per Table 2	As per Table 2	-	0.45	V
111 to 112	Output Voltage Low Level 3	V _{OL3}	As per Table 2	As per Table 2	-	0.45	V
113 to 120	Output Voltage High Level 1	V _{OH1}	As per Table 2	As per Table 2	2.4	-	. V
121 to 144	Output Voltage High Level 2	V _{OH2}	As per Table 2	As per Table 2	2.4	-	V
209 to 210	Output Voltage High Level 7	V _{OH7}	As per Table 2	As per Table 2	2.4	-	V