

Page i

# TRANSISTORS, QUADRUPLE, PNP SILICON ARRAY BASED ON TYPE S501T

ESCC Detail Specification No. 5207/019

# ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 21

# TRANSISTORS, QUADRUPLE, PNP SILICON ARRAY, BASED ON TYPE S501T

ESA/SCC Detail Specification No. 5207/019



# space components coordination group

		Approved by			
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy		
Issue 1	October 1987	- ,	101		
Revision 'A'	February 1992	Comments	Lilet		
Revision 'B'	August 1996	Sa mill	Com		



Rev. 'B'

PAGE 2

ISSUE 1

# **DOCUMENTATION CHANGE NOTICE**

DOCUMENTATION CHARGE NOTICE					
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.		
'A'	Feb. '92	P1. Cover page P2. DCN P5. Para. 1.2 : Paragraph amended P10. Para. 2 : "ESA/SCC Basic Spec. No. 23500" added Para. 4.2.2 : Bond Strength and Die Shear Test deviations deleted : PIND deviation deleted P11. Para. 4.2.3 : Radiographic Inspection deviation deleted : H.T.R.B. deviation deleted Para. 4.2.4 : Bond Strength and Die Shear Test deviations deleted P18. Table 3 : Note 2 deleted	None None 21021 21025 23499 21043 21049 23499 23499 21047		
		This document has been transferred from hardcopy to electronic format. The content is unchanged but minor differences in presentation exist.			
'B'	Aug. '96	P1. Cover page P2. DCN P5. Para. 1.7 : Text amended	None None 21083		



PAGE 3

ISSUE 1

# **TABLE OF CONTENTS**

1.	GENERAL	<u>Page</u> <b>5</b>
1.1 1.2 1.3 1.4 1.5 1.6	Scope Component Type Variants Maximum Ratings Parameter Derating Information Physical Dimensions Functional Diagram High Temperature Test Precautions	5 5 5 5 5 5 5
2.	APPLICABLE DOCUMENTS	10
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	10
4.	REQUIREMENTS	10
4.1 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.3 4.3.1 4.3.2 4.3.3 4.4	General Deviations from Generic Specification Deviations from Special In-process Controls Deviations from Final Production Tests (Chart II) Deviations from Burn-in and Electrical Measurements (Chart III) Deviations from Qualification Tests (Chart IV) Deviations from Lot Acceptance Tests (Chart V) Mechanical Requirements Dimension Check Weight Terminal Strength Materials and Finishes Case	10 10 10 10 11 11 11 11 11 11 12
4.4.2 4.5 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5	Lead Material and Finish Marking General Lead Identification The SCC Component Number Traceability Information Marking of Small Components	12 12 12 12 12 13



PAGE 4 ISSUE 1

		<u>Page</u>
4.6	Electrical Measurements	13
4.6.1	Electrical Measurements at Room Temperature	13
4.6.2	Electrical Measurements at High and Low Temperatures	13
4.6.3	Circuits for Electrical Measurements	13
4.7	Burn-in Tests	14
4.7.1	Parameter Drift Values	14
4.7.2	Conditions for Power Burn-in	14
4.7.3	Electrical Circuits for Power Burn-in	14
4.8	Environmental and Endurance Tests	20
4.8.1	Electrical Measurements on Completion of Environmental Tests	20
4.8.2	Electrical Measurements at Intermediate Points and on Completion of Endurance Tests	20
4.8.3	Conditions for Operating Life Tests (Part of Endurance Testing)	20
4.8.4	Electrical Circuits for Operating Life Tests	20
4.8.5	Conditions for High Temperature Storage Test (Part of Endurance Testing)	20
TABLE	<u>:s</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature - d.c. Parameters	15
	Electrical Measurements at Room Temperature - a.c. Parameters	16
3	Electrical Measurements at High and Low Temperatures	18
4	Parameter Drift Values	18
5	Conditions for High Temperature Reverse Bias and Power Burn-in and	19
	Operating Life Tests	
6	Electrical Measurements after Environmental Tests and at Intermediate Points	21
	and on Completion of Endurance Testing	
FIGUE	<u>res</u>	
1	Parameter Derating Information	7
2	Physical Dimensions	8
3	Functional Diagram and Pin Assignment	9
4	Test Circuit	17
5	Electrical Circuit for High Temperature Reverse Bias and Power Burn-in and Operating Life Tests	19

**APPENDICES** (Applicable to specific Manufacturers only) None.



Rev. 'B'

PAGE 5

ISSUE 1

#### 1. GENERAL

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a Transistor, Quadruple, PNP Silicon Array, based on Type S501T.

It shall be read in conjunction with ESA/SCC Generic Specification No. 5000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

See Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the transistor array specified herein are scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION

The derating information applicable to the transistor array specified herein is shown in Figure 1.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the transistor array specified herein are shown in Figure 2.

#### 1.6 FUNCTIONAL DIAGRAM

The functional diagram showing lead identification, of the transistor array specified herein, is shown in Figure 3.

#### 1.7 <u>HIGH TEMPERATURE TEST PRECAUTIONS</u>

For tin-lead plated or solder-dipped lead finish, all tests to be performed at a temperature that exceeds + 125°C shall be carried out in a 100% inert atmosphere.



PAGE 6

ISSUE 1

#### TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND FINISH	
01	S501T	Flat Pack	2	D2	
02	S501T	Flat Pack	2	D3 or D4	

#### TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Collector-Base Voltage	V <sub>CBO</sub>	- 60	٧	
2	Collector-Emitter Voltage	V <sub>CEO</sub>	- 60	V	
3	Emitter-Base Voltage	V <sub>EBO</sub>	-5.0	٧	
4	Collector Current (Continuous)	lc	500	mA	
5	Power Dissipation (Continuous)	P <sub>tot</sub>	0.3 (Note 1) 0.5 (Note 2)	W	T <sub>amb</sub> ≤ +25°C (see Figure 1 for derating)
6	Operating Temperature Range	T <sub>op</sub>	-65 to +150	°C	T <sub>amb</sub>
7	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	
8	Soldering Temperature	T <sub>sol</sub>	+ 260	°C	Time: ≤10s Distance from case ≥1.5mm


- NOTES
  1. One Transistor.
- 2. Four Transistors.



PAGE 7

ISSUE 1

#### FIGURE 1 - PARAMETER DERATING INFORMATION




Power Dissipation versus Temperature



PAGE 8

ISSUE 1

# **FIGURE 2 - PHYSICAL DIMENSIONS**



SYMBOL	MILLIM	ETRES	INC	HES	NOTES
STIVIBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	6.10	7.00	0.240	0.275	
A1	-	7.24	-	0.285	4
В	1.22	1.32	0.048	0.052	
С	0.76	2.00	0.030	0.079	
D	0.25	0.50	0.010	0.020	7
E	8.79	-	0.346	-	6
F	0.08	0.15	0.003	0.006	7
G	1.27	TYP.	0.050 TYP.		3, 9
н	0.37	0.80	0.015	0.032	2
к	6.10	-	0.240	-	8
L	18.80	-	0.740	-	
М	1.77	1.85	0.070	0.073	5
N	1.27 TYP.		0.050	TYP.	5
S	-	7.63	-	0.300	

NOTES: See Page 9.



PAGE 9


ISSUE 1

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### **NOTES**

- 1. Index area: a notch or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown.
- 2. Dimension H shall be measured at the point of exit of the lead from the body.
- 3. The true position pin spacing is 1.27mm (0.050 inch) between centrelines. Each pin centreline shall be located within ±0.13mm (0.005 inch) of its true longitudinal position relative to Pins 2 and 13.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 4 spaces.
- 6. 4 leads.
- 7. All leads.
- 8. 10 leads.
- 9. 8 spaces.

#### FIGURE 3 - FUNCTIONAL DIAGRAM AND PIN ASSIGNMENT





Rev. 'A'

PAGE 10

ISSUE 1

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 5000 for Discrete Semiconductor Components.
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices.
- (c) ESA/SCC Basic Specification No. 23500, Requirements for Lead Materials and Finishes for Components for Space Application.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply.

#### 4. **REQUIREMENTS**

#### 4.1 GENERAL

The complete requirements for procurement of the transistor array specified herein are stated in this specification and ESA/SCC Generic Specification No. 5000. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

#### 4.2.1 <u>Deviations from Special In-process Controls</u>

None.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

None.



Rev. 'A'

PAGE 11

ISSUE 1

4.2.3 <u>Deviations from Burn-in and Electrical Measurements (Chart III)</u>

None.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

(a) The electrical measurements referenced 9.9.3, shall be performed in accordance with Table 6 of this specification.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the transistor array specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 <u>Weight</u>

The maximum weight of the transistor array specified herein shall be 0.4 grammes.

4.3.3 Terminal Strength

The requirements for terminal strength testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The test conditions shall be as follows:-

Test Condition:

'E', Lead Fatigue.

Applied Force:

 $2.5 \pm 0.1$  Newtons, 3 bends at 45°.



PAGE 12

ISSUE 1

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the transistor array specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal or ceramic body with hard glass seals and the lid shall be welded, brazed, preform soldered or glass frit sealed.

#### 4.4.2 Lead Material and Finish

The lead material shall be Type 'D' with either Type '2' or Type '3 or 4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

Lead identification shall be as shown in Figures 2 and 3.

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:-

	<u>520701902</u> E	3
Detail Specification Number ———		
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)		



PAGE 13

ISSUE 1

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.5.5 Marking of Small Components

When it is considered that the component is too small to accommodate the marking as specified above, as much as space permits shall be marked. The order of precedence shall be as follows:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

The marking information in full shall accompany each component in its primary package.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured at room temperature are scheduled in Table 2. Unless otherwise specified, measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = -55(+5-0)$  and +150(+0-5) °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Table 2 of this specification are shown in Figure 4.



PAGE 14

ISSUE 1

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 5000. The conditions for power burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 <u>Electrical Circuits for Power Burn-in</u>

Not applicable.

PAGE 15

ISSUE 1

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	MIL-STD-750	TEST CONDITIONS	LIMITS		UNIT
NO.	CHARACTERISTICS	STIMBUL	TEST METHOD	TEST CONDITIONS	MIN	MAX	UNIT
1 to 4	Collector-Emitter Breakdown Voltage	V <sub>(BR)CEO</sub>	3011	I <sub>C</sub> = - 10mA I <sub>B</sub> = 0A Note 1	-60	-	V
5 to 8	Collector-Base Breakdown Voltage	V <sub>(BR)CBO</sub>	3001	I <sub>C</sub> = – 10µA I <sub>E</sub> = 0A	-60	•	٧
9 to 12	Emitter-Base Breakdown Voltage	V <sub>(BR)EBO</sub>	3026	I <sub>E</sub> = −10μA I <sub>C</sub> = 0A	-5.0	-	V
13 to 16	Collector-Base Cut-off Current	СВО	3036	V <sub>CB</sub> = -50V I <sub>E</sub> = 0A	-	- 10	nA
17 to 20	D.C. Forward Current Transfer Ratio 1	h <sub>FE1</sub>	3076	I <sub>C</sub> = - 10mA V <sub>CE</sub> = - 10V Note 1	75	-	<u>-</u>
21 to 24	D.C. Forward Current Transfer Ratio 2	h <sub>FE2</sub>	3076	I <sub>C</sub> = - 150mA V <sub>CE</sub> = - 10V Note 1	100	300	-
25 to 28	D.C. Forward Current Transfer Ratio 3	h <sub>FE3</sub>	3076	$I_C = -500$ mA $V_{CE} = -10$ V Note 1	50	-	-
29 to 32	Collector-Emitter Saturation Voltage	V <sub>CE(sat)</sub>	3071	I <sub>C</sub> = - 150mA I <sub>B</sub> = - 15mA Note 1	-	-0.4	V
33 to 36	Base-Emitter Saturation Voltage	V <sub>BE(sat)</sub>	3066	I <sub>C</sub> = - 150mA I <sub>B</sub> = - 15mA Note 1	-	-1.3	V

NOTES: See Page 16.



PAGE 16

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No. CHARACTI	CHARACTERISTICS	CS SYMBOL		TEST	TEST CONDITIONS	LIM	UNIT	
INO.	OHARACTERISTICS	STMBOL	TEST METHOD	FIG.	(NOTE 2)	MIN	MAX	UNIT
37 to 40	Output Capacitance	C <sub>obo</sub>	3236	-	V <sub>CB</sub> = -10V I <sub>E</sub> = 0A 100kHz < f < 1.0MHz	-	8.0	pF
41 to 44	Turn-on Time	t <sub>on</sub>	-	4(a)	$I_{C} = -150 \text{mA}$ $I_{B} = -15 \text{mA}$ $V_{CC} = -30 \text{V}$	-	45	ns
45 to 48	Turn-off Time	t <sub>off</sub>	-	4(b)	$I_C = -150 \text{mA}$ $I_{B_1} = I_{B_2} = -15 \text{mA}$ $V_{CC} = -30 \text{V}$		310	ns
49 to 52	Cut-off Frequency	f <sub>t</sub>	3301	-	I <sub>C</sub> = -20mA V <sub>CE</sub> = -10V f = 100MHz	200	-	MHz

#### **NOTES**

- 1. Pulsed measurement: Pulse Width ≤500µs, Duty Cycle ≤2.5%.
- 2. Measurements shall be performed on a sample basis, LTPD7 or less.




PAGE 17

ISSUE 1

#### FIGURE 4 - TEST CIRCUITS


#### FIGURE 4(a) - TURN-ON TIME



Input:

Rise time  $\leq$  2.0ns Duty Cycle  $\leq$  2.0% =  $\frac{t1}{t2}$ t1 = 200 ± 10ns.

#### FIGURE 4(b) - TURN-OFF TIME



Duty Cycle ≤ 2.0%

#### **NOTES**

1. D1 similar to 1N4148,  $t_{rr} \le 8.0$ ns max.



Rev. 'A'

PAGE 18

ISSUE 1

#### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

No. CHARACTERISTICS	SYMBOL	MIL-STD-750	TEST CONDITIONS	LIMITS		UNIT	
NO.	CHARACTERISTICS	STIVIDOL	TEST METHOD	TEST CONDITIONS	MIN	MAX	UNIT
13 to 16	Collector-Base Cut-off Current	I <sub>CBO</sub>	3036	T <sub>amb</sub> = + 150 °C V <sub>CB</sub> = -50V I <sub>E</sub> = 0A	-	- 10	μА
17 to 20	D.C. Forward Current Transfer Ratio 1	h <sub>FE1</sub>	3076	$T_{amb} = -55 \text{ °C}$ $I_{C} = -10\text{mA}, V_{CE} = -10\text{V}$ Note 1	35	-	-

#### **NOTES**

1. Pulsed measurement: Pulse Width ≤500μs, Duty Cycle ≤2.5%.

#### **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
13 to 16	Collector-Base Cut-off Current	Ісво	As per Table 2	As per Table 2	±2.0 or (1) ±100	nA %
25 to 28	D.C. Forward Current Transfer Ratio 3	h <sub>FE3</sub>	As per Table 2	As per Table 2	± 15	%
29 to 32	Collector-Emitter Saturation Voltage	V <sub>CE(sat)</sub>	As per Table 2	As per Table 2	±30 or (1) ±15	mV %

#### **NOTES**

1. Whichever is greater, referred to the initial value.



PAGE 19

ISSUE 1

# TABLE 5 - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS AND POWER BURN-IN AND OPERATING LIFE TESTS

#### HIGH TEMPERATURE REVERSE BIAS BURN-IN

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature T <sub>amb</sub>		+ 125( + 0 - 3)	°C
2	Collector-Base Voltage	V <sub>CB</sub>	<del>-</del> 50	V
3	Duration	t	72	Hrs

#### **POWER BURN-IN AND OPERATING LIFE TESTS**

No.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+20 to +50	°C
2	Collector-Base Voltage	V <sub>CB</sub>	-10 to -40	V
3	Power Dissipation Single Section 4 Sections	P <sub>tot</sub>	0.125 0.500	W

# FIGURE 5 - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS AND POWER BURN-IN AND OPERATING LIFE TESTS

HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

POWER BURN-IN AND OPERATING LIFE TESTS

Not applicable.



PAGE 20

ISSUE 1

# 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 5000)</u>

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 2. The measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.8.2 <u>Electrical Measurements at Intermediate Points and on Completion of Endurance Tests</u>

The parameters to be measured at intermediate points and on completion of endurance testing are scheduled in Table 6 of this specification. The measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.3 Conditions for Operating Life Tests (Part of Endurance Testing)

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 5000. The conditions for operating life testing shall be the same as specified in Table 5 for the power burn-in test.

#### 4.8.4 Electrical Circuits for Operating Life Tests

Not applicable.

#### 4.8.5 Conditions for High Temperature Storage Test (Part of Endurance Testing)

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 5000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 21

ISSUE 1

# TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIMITS		UNIT
					MIN.	MAX.	UNIT
13 to 16	Collector-Base Cut-off Current	Ісво	As per Table 2	As per Table 2	-	<del>-</del> 10	nA
25 to 28	D.C. Forward Current Transfer Ratio 3	h <sub>FE3</sub>	As per Table 2	As per Table 2	100	300	~
29 to 32	Collector-Emitter Saturation Voltage	V <sub>CE(sat)</sub>	As per Table 2	As per Table 2	-	- 0.4	V