



Pages 1 to 40

**INTEGRATED CIRCUITS, SILICON MONOLITHIC,  
32-BIT SPARC EMBEDDED PROCESSOR,  
BASED ON TYPE TSC695F**

**ESCC Detail Specification No. 9512/003**

**ISSUE 1  
February 2004**



Document Custodian: European Space Agency - see <https://escies.org>

	ESCC Detail Specification No. 9512/003		PAGE 2 ISSUE 1
--	---	--	-------------------

### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2004. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



ESCC Detail Specification  
No. 9512/003


PAGE 3

ISSUE 1

**DOCUMENTATION CHANGE NOTICE**

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION

	<p style="text-align: center;">ESCC Detail Specification No. 9512/003</p>		<p>PAGE 4 ISSUE 1</p>
---	---	--	---------------------------

## TABLE OF CONTENTS

		<u>Page</u>
<b>1.</b>	<b><u>GENERAL</u></b>	<b>5</b>
1.1	Scope	5
1.2	Applicable Documents	5
1.3	Terms, Definitions, Abbreviations, Symbols and Units	5
1.4	The ESCC Component Number and Component Type Variants	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	Maximum Ratings	6
1.6	Handling Precautions	6
1.7	Physical Dimensions and Terminal Identification	6
1.7.1	256 Flat Leaded Multilayer Quad Flat Package MQFP-F256	7
1.8	Functional Diagram	8
1.9	Pin Assignment and Description	9
1.10	Instruction Set and Timing Diagrams	13
1.11	Protection Networks	29
<b>2.</b>	<b><u>REQUIREMENTS</u></b>	<b>29</b>
2.1	General	29
2.1.1	Deviations from Generic Specification	29
2.1.1.1	Deviations from Screening Tests	29
2.2	Marking	29
2.3	Electrical Measurements at Room, High and Low Temperatures	30
2.3.1	Room Temperature Electrical Measurements	30
2.3.2	High and Low Temperatures Electrical Measurements	34
2.3.3	Notes to Electrical Measurement Table	34
2.4	Parameter Drift Values	35
2.5	Immediate and End-point Electrical Measurements	35
2.6	Power Burn-in Conditions	36
2.7	Operating Life Conditions	39
2.8	Total Dose Irradiation Testing	39
2.8.1	Bias Conditions and Total Dose Level for Total Dose Irradiation Testing	39
2.8.2	Electrical Measurements for Total Dose Radiation Testing	40

1. **GENERAL**

1.1 **SCOPE**

This specification details the ratings, physical and electrical characteristics, test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 **APPLICABLE DOCUMENTS**

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

1.3 **TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS**

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic specification No. 21300 shall apply.

1.4 **THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS**

1.4.1 **The ESCC Component Number**

The ESCC Component Number shall be constituted as follows:

Example: 951200301R

- Detail Specification Reference: 9512003
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: R (as required)

1.4.2 **Component Type Variants**

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and/or Finish	Weight Max g	Total Dose Radiation Level Letter
01	TSC695F	MQFP-F256	G2	15	R [100kRAD(Si)]

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the purchase order the letter shall be changed accordingly.



### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage. Functional performance for extended periods at the maximum ratings may adversely affect device reliability.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	$V_{DD}$	-0.5 to +7	V	1
Input Voltage Range	$V_{IN}$	-0.5 to $V_{DD} + 0.5$	V	2
Input Current per Signal pin per Power pin	$I_{IN}$	-10 to +10 -50 to +50	mAdc	
Output Current	$I_{OUT}$	-90 to +110	mAdc	3
Device Power Dissipation	$P_D$	1.5	W	
Operating Temperature	$T_{op}$	-55 to +125	°C	$T_{amb}$
Storage Temperature	$T_{stg}$	-65 to +150	°C	
Junction Temperature	$T_{Jmax}$	165	°C	
Thermal Resistance	$R_{th(J-C)}$	3	°C/W	
Soldering Temperature	$T_{sol}$	265	°C	4

#### NOTES

1. Device is functional for  $4.5 \leq V_{DD} \leq 5.5V$  with reference to  $V_{SS} = 0V$ .
2.  $V_{DD} + 0.5V$  shall not exceed +7V.
3. The maximum output current of any single output for a maximum duration of 1 second.
4. Duration 10 seconds maximum at a distance of not less than 1.6mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.


### 1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 1000 volts.


### 1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.7.1 256 Flat Leaded Multilayer Quad Flat Package - MQFP-F256



Dimension	mm	
	Min	Max
A	2.41	3.18
A1	2.06	2.56
A2	0.05	0.36
b	0.15	0.25
c	0.1	0.2
D, E	53.23	55.74
D1, E1	36.83	37.34
e	0.508 BSC	
L	8.2	9.2
N1, N2	64	

1.8 FUNCTIONAL DIAGRAM







1.9 PIN ASSIGNMENT AND DESCRIPTION

Pin	Function	Pin	Function	Pin	Function	Pin	Function
1	GPINNT	33	D[20]	65	D[0]	97	RA[18]
2	GPI[7]	34	D[19]	66	RSIZE[1]	98	V <sub>DDO</sub>
3	V <sub>DDO</sub>	35	D[18]	67	RSIZE[0]	99	V <sub>SSO</sub>
4	V <sub>SSO</sub>	36	V <sub>DDO</sub>	68	RASI[3]	100	RA[17]
5	GPI[6]	37	V <sub>SSO</sub>	69	V <sub>DDO</sub>	101	RA[16]
6	GPI[5]	38	D[17]	70	V <sub>SSO</sub>	102	RA[15]
7	GPI[4]	39	D[16]	71	RASI[2]	103	V <sub>DDO</sub>
8	GPI[3]	40	V <sub>DDI</sub>	72	RASI[1]	104	V <sub>SSO</sub>
9	V <sub>DDO</sub>	41	V <sub>SSI</sub>	73	RASI[0]	105	RA[14]
10	V <sub>SSO</sub>	42	D[15]	74	RA[31]	106	V <sub>DDI</sub>
11	GPI[2]	43	D[14]	75	RA[30]	107	V <sub>SSI</sub>
12	GPI[1]	44	V <sub>DDO</sub>	76	V <sub>DDO</sub>	108	RA[13]
13	GPI[0]	45	V <sub>SSO</sub>	77	V <sub>SSO</sub>	109	RA[12]
14	D[31]	46	D[13]	78	RA[29]	110	V <sub>DDO</sub>
15	D[30]	47	D[12]	79	RA[28]	111	V <sub>SSO</sub>
16	V <sub>DDO</sub>	48	D[11]	80	RA[27]	112	RA[11]
17	V <sub>SSO</sub>	49	D[10]	81	V <sub>DDO</sub>	113	RA[10]
18	D[29]	50	V <sub>DDO</sub>	82	V <sub>SSO</sub>	114	RA[9]
19	D[28]	51	V <sub>SSO</sub>	83	RA[26]	115	V <sub>DDO</sub>
20	V <sub>DDI</sub>	52	D[9]	84	RA[25]	116	V <sub>SSO</sub>
21	V <sub>SSI</sub>	53	D[8]	85	RA[24]	117	RA[8]
22	D[27]	54	D[7]	86	V <sub>DDI</sub>	118	RA[7]
23	D[26]	55	D[6]	87	V <sub>SSI</sub>	119	RA[6]
24	V <sub>DDO</sub>	56	V <sub>DDO</sub>	88	V <sub>DDO</sub>	120	V <sub>DDO</sub>
25	V <sub>SSO</sub>	57	V <sub>SSO</sub>	89	V <sub>SSO</sub>	121	V <sub>SSO</sub>
26	D[25]	58	D[5]	90	RA[23]	122	RA[5]
27	D[24]	59	D[4]	91	RA[22]	123	RA[4]
28	D[23]	60	D[3]	92	RA[21]	124	RA[3]
29	D[22]	61	D[2]	93	V <sub>DDO</sub>	125	V <sub>DDO</sub>
30	V <sub>DDO</sub>	62	V <sub>DDO</sub>	94	V <sub>SSO</sub>	126	V <sub>SSO</sub>
31	V <sub>SSO</sub>	63	V <sub>SSO</sub>	95	RA[20]	127	RA[2]
32	D[21]	64	D[1]	96	RA[19]	128	RA[1]



Pin	Function	Pin	Function	Pin	Function	Pin	Function
129	RA[0]	161	SYSERR	193	DXFER	225	MEMCS[3]
130	V <sub>DDO</sub>	162	SYSAV	194	MEXC	226	V <sub>DDO</sub>
131	V <sub>SSO</sub>	163	EXTINT[4]	195	V <sub>DDO</sub>	227	V <sub>SSO</sub>
132	RAPAR	164	EXTINT[3]	196	V <sub>SSO</sub>	228	MEMCS[2]
133	RASPAR	165	EXTINT[2]	197	RESET	229	MEMCS[1]
134	DPAR	166	EXTINT[1]	198	SYSRESET	230	MEMCS[0]
135	V <sub>DDO</sub>	167	EXTINT[0]	199	BA[1]	231	V <sub>DDI</sub>
136	V <sub>SSO</sub>	168	V <sub>DDI</sub>	200	BA[0]	232	V <sub>SSI</sub>
137	SYSCLK	169	V <sub>SSI</sub>	201	CB[6]	233	OE
138	TDO	170	EXTINTACK	202	CB[5]	234	V <sub>DDO</sub>
139	TRST	171	TUERR	203	V <sub>DDO</sub>	235	V <sub>SSO</sub>
140	TMS	172	V <sub>DDO</sub>	204	V <sub>SSO</sub>	236	MEMWR
141	TDI	173	V <sub>SSO</sub>	205	CB[4]	237	BUFFERN
142	TCK	174	CPAR	206	CB[3]	238	DDIR
143	CLK2	175	TXA	207	CB[2]	239	V <sub>DDO</sub>
144	DRDY	176	RXA	208	CB[1]	240	V <sub>SSO</sub>
145	DMAAS	177	RXB	209	V <sub>DDO</sub>	241	DDIR
146	V <sub>DDO</sub>	178	TXB	210	V <sub>SSO</sub>	242	MHOLD
147	V <sub>SSO</sub>	179	TOWR	211	CB[0]	243	MDS
148	DMAGNT	180	TOSEL[3]	212	ALE	244	WDCLK
149	EXMCS	181	V <sub>DDO</sub>	213	V <sub>DDI</sub>	245	IWDE
150	V <sub>DDI</sub>	182	V <sub>SSO</sub>	214	V <sub>SSI</sub>	246	EWDINT
151	V <sub>SSI</sub>	183	TOSEL[2]	215	PROM8	247	TMODE[1]
152	DMAREQ	184	TOSEL[1]	216	ROMCS	248	TMODE[0]
153	BUSERR	185	TOSEL[0]	217	MEMCS[9]	249	DEBUG
154	BUSRDY	186	WRT	218	V <sub>DDO</sub>	250	INULL
155	ROMWRT	187	WE	219	V <sub>SSO</sub>	251	DIA
156	NOPAR	188	V <sub>DDO</sub>	220	MEMCS[8]	252	V <sub>DDO</sub>
157	SYSHALT	189	V <sub>SSO</sub>	221	MEMCS[7]	253	V <sub>SSO</sub>
158	CPUHALT	190	RD	222	MEMCS[6]	254	FLUSH
159	V <sub>DDO</sub>	191	RLDSTO	223	MEMCS[5]	255	INST
160	V <sub>SSO</sub>	192	LOCK	224	MEMCS[4]	256	RTC

Signal	Type	Active	Description	
RA[31-0]	I/O		32-bit registered address bus	Output buffer: 400pF
RAPAR	I/O	High	Registered address bus parity	-
RASI[3-0]	I/O		4-bit registered address space identifier	-
RSIZE[1-0]	I/O		2-bit registered bus transaction size	-
RASPAR	I/O	High	Registered ASI and SIZE parity	-
CPAR	I/O	High	Control bus parity	-
D[31-0]	I/O		32-bit data bus	-
CB[6-0]	I/O		7-bit check-bit bus	-
DPAR	I/O	High	Data bus parity	-
RLDSTO	I/O	High	Registered atomic load-store	-



Signal	Type	Active	Description	
ALE	O	Low	Address latch enable	-
DXFER	I/O	High	Data transfer	-
LOCK	I/O	High	Bus lock	-
RD	I/O	High	Read access	-
WE	I/O	Low	Write enable	-
WRT	I/O	High	Advanced write	-
MHOLD	O	Low	Memory bus hold	MHOLD + FHOLD + BHOLD + FCCV
MDS	O	Low	Memory data strobe	-
MEXC	O	Low	Memory exception	-
PROM8	I	Low	Select 8-bit wide PROM	-
BA[1-0]	O		Latched address used for 8-bit wide boot PROM	-
ROMCS	O	Low	PROM chip select	-
ROMWRT	I	Low	ROM write enable	-
MEMCS[9-0]	O	Low	Memory chip select	Output buffer: 400pF
MEMWR	O	Low	Memory write strobe	Output buffer: 400pF
OE	O	Low	Memory output enable	Output buffer: 400pF
BUFFEN	O	Low	Data buffer enable	
DDIR	O	High	Data buffer direction	-
DDIR	O	Low	Data buffer direction	-
TOSEL[3-0]	O	Low	I/O chip select	-
TOWR	O	Low	I/O and exchange memory write strobe	-
EXMCS	O	Low	Exchange memory chip select	-
BUSRDY	I	Low	Bus ready	-
BUSERR	I	Low	Bus Error	-
DMAREQ	I	Low	DMA request	-
DMAGNT	O	Low	DMA grant	-
DMAAS	I	High	DMA address strobe	-
DRDY	O	Low	Data ready during DMA access	-
IUERR	O	Low	IU error	-
CPUHALT	O	Low	Processor (IU & FPU) halt and freeze	-
SYSERR	O	High	System error	-
SYSHALT	I	Low	System halt	-
SYSAV	O	High	System availability	-
NOPAR	I	Low	No parity	-
INULL	O	High	Integer unit nullify cycle	-
INST	O	High	Instruction fetch	Used to check the execute stage of IU instruction pipeline
FLUSH	O	High	FPU instruction flush	
DIA	O	High	Delay instruction annulled	
RTC	O	High	Real Time Clock Counter output	-
RxA/RxB	I		Receive data UART "A" and "B"	Input trigger
TxA/TxB	O		Transmit data UART "A" and "B"	-
GPI[7-0]	I/O		GPI input/output	Input trigger
GPIINT	O	High	GPI interrupt	-



Signal	Type	Active	Description	
EXTINT[4-0]	I		External interrupt	Input trigger
EXTINTACK	O	High	External interrupt acknowledge	-
IWDE	I	High	Internal watch dog enable	-
EWDINT	I	High	External watch dog input interrupt	Input trigger
WDCLK	I		Watch dog clock	-
CLK2	I		Double frequency clock	-
SYSCLK	O		System clock	-
RESET	O	Low	Output reset	-
SYSRESET	I	Low	System input reset	Input trigger
TMODE[1-0]	I		Factory test mode	Functional mode = 00
DEBUG	I	High	Software debug mode	-
TCK	I		Test (JTAG) clock	-
TRST	I	Low	Test (JTAG) reset	pull-up = 37k $\Omega$
TMS	I		Test (JTAG) mode select	pull-up = 37k $\Omega$
TDI	I		Test (JTAG) data input	pull-up = 37k $\Omega$
TDO	O		Test (JTAG) data output	-
V <sub>DDI</sub> /V <sub>SSI</sub>			Main internal power	-
V <sub>DDO</sub> /V <sub>SSO</sub>			Output driver power	-

**NOTES:**


1. If not specified, the output buffer type is 150pF, the input buffer type is TTL.

### 1.10 INSTRUCTION SET AND TIMING DIAGRAMS


TSC695F instructions fall into six functional categories: load/store, arithmetic/logical/shift, control transfer, read/write control register, floating-point and miscellaneous. Refer to SPARC 7 Instruction-set Manual.

The latest revision of SPARC 7 Instruction-set Manual and the TSC695F SPARC 32-bit Space Processor User Manual are available at [www.Atmel.com](http://www.Atmel.com).


The timing diagrams applicable to parameters specified in this specification are as follows.




RAM FETCH, RAM LOAD AND RAM STORE SEQUENCE - N WAITSTATES FOR READ, M WAITSTATES FOR WRITE



RAM ATOMIC-LOAD-STORE BYTE SEQUENCE-0 WAITSTATE




RAM LOAD-DOUBLE AND RAM STORE-DOUBLE SEQUENCE - 0 WAITSTATE




RAM LOAD WITH CORRECTABLE ERROR - 0 WAITSTATE







RAM LOAD WITH UNCORRECTABLE ERROR - 0 WAITSTATE




RAM LOAD WITH UNIMPLEMENTED AREA ACCESS - 0 WAITSTATE




I/O STORE SEQUENCE WITH  $\overline{\text{BUSRDY}}$  AND  $n$  WAITSTATES (TIMING FOR 0 OR 1 WAITSTATE = TIMING FOR 2 WAITSTATES)




I/O LOAD SEQUENCE WITH  $\overline{\text{BUSRDY}}$  AND  $n$  WAITSTATES (TIMING FOR 0 OR 1 WS = TIMING FOR 2 WS)




EXCHANGE RAM STORE WITH BUSDRY AND  $n$  WAITSTATES



EXCHANGE RAM LOAD WITH  $\overline{\text{BUSRDY}}$  AND  $n$  WAITSTATES




8-BIT BOOT PROM FETCH (OR LOAD WORD) - n WAITSTATES




8-BIT BOOT PROM 2x STORE BYTE - n WAITSTATES







DMA RAM LOAD WITH OR WITHOUT CORRECTABLE ERROR AND DMA RAM STORE - 0 WAITSTATES




EDGE TRIGGERED INTERRUPT TIMING




HALT TIMING



EXTERNAL ERROR WITH HALT TIMING




RESET TIMING



TMS, TDI, TDO Timing

1.11 PROTECTION NETWORKS



2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the applicable ESCC Generic Specification. Permitted deviations from the applicable Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 Deviations from Screening Tests

High Temperature Reverse Bias Burn-in shall not be performed.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number
- (d) Traceability information.



2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}\text{C}$ .

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
Functional Test 1	-	3014	$V_{IL} = 0.8\text{V}$ , $V_{IH1} = 2.2\text{V}$ , $V_{IH2} = 3\text{V}$ $V_{DD} = 4.5\text{V}$ , $V_{SS} = 0\text{V}$ Note 2	-	-	-
Functional Test 2	-	3014	$V_{IL} = 0.8\text{V}$ , $V_{IH1} = 2.2\text{V}$ , $V_{IH2} = 3\text{V}$ $V_{DD} = 5\text{V}$ , $V_{SS} = 0\text{V}$ Note 2	-	-	-
Functional Test 3	-	3014	$V_{IL} = 0.8\text{V}$ , $V_{IH} = 2.2\text{V}$ , $V_{IH2} = 3\text{V}$ $V_{DD} = 5.5\text{V}$ , $V_{SS} = 0\text{V}$ Note 2	-	-	-
Low Level Input Current 1	$I_{IL1}$	3009	$V_{IN} = 0\text{V}$ , $V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$ Note 3	-10	-	$\mu\text{A}$
Low Level Input Current 2	$I_{IL2}$	3009	$V_{IN} = 0\text{V}$ , $V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$ Note 3	-350	-	$\mu\text{A}$
High Level Input Current	$I_{IH}$	3010	$V_{IN} = 5.5\text{V}$ , $V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$	-	10	$\mu\text{A}$
Low Level Output Voltage 1	$V_{OL1}$	3007	$V_{DD} = 4.5\text{V}$ , $V_{SS} = 0\text{V}$ , $I_{OL} = 4\text{mA}$ Note 4	-	400	mV
Low Level Output Voltage 2	$V_{OL2}$	3007	$V_{DD} = 4.5\text{V}$ , $V_{SS} = 0\text{V}$ , $I_{OL} = 12\text{mA}$ Note 4	-	400	mV
High Level Output Voltage 1	$V_{OH1}$	3006	$V_{DD} = 4.5\text{V}$ , $V_{SS} = 0\text{V}$ , $I_{OH} = -6\text{mA}$ Note 4	2.4	-	V
High Level Output Voltage 2	$V_{OH2}$	3006	$V_{DD} = 4.5\text{V}$ , $V_{SS} = 0\text{V}$ , $I_{OH} = -16\text{mA}$ Note 4	2.4	-	V
Output Leakage Current Third State (Low level applied)	$I_{OZL}$	3020	Outputs disabled $V_{OUT} = 0\text{V}$ , $V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$	-10	-	$\mu\text{A}$

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
Output Leakage Current Third State (High level applied)	I <sub>OZH</sub>	3021	Outputs disabled V <sub>OUT</sub> = V <sub>DD</sub> = 5.5V V <sub>SS</sub> = 0V	-	10	μA
Supply Current (Power Down)	I <sub>DDPD</sub>	3005	V <sub>DD</sub> = 5.5V, V <sub>SS</sub> = 0V, f = 25MHz V <sub>DDI</sub> Pins Power Down mode	-	41	mA
Supply Current (Operating)	I <sub>DDOP</sub>	3005	V <sub>DD</sub> = 5.5V, V <sub>SS</sub> = 0V, f = 25MHz V <sub>DDI</sub> Pins	-	230	mA
Input Capacitance	C <sub>I</sub>	3012	V <sub>DD</sub> = 0V, V <sub>SS</sub> = 0V Note 5	-	10	pF
CLK2 period	T <sub>1</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	20	-	ns
SYCLK Period	T <sub>2</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	40	-	ns
CLK2 High and Low Pulse Width	T <sub>3</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	9.75	-	ns
RA[31-0], RAPAR, RSIZE, RLDSTO and LOCK Output Delay from SYCLK + Edge	T <sub>4</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 7	-	6.5	ns
MEMCS[9-0], ROMCS, EXMCS Output Delay from SYCLK + Edge	T <sub>5</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	12.5	ns
DDIR, DDIR Output Delay from SYCLK + Edge	T <sub>6</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	15	ns
MEMWR and IOWR Output Delay from SYCLK + and SYCLK-Edge	T <sub>7</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 7	-	23.5	ns
OE High to Low Output Delay from SYCLK + Edge	T <sub>8</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 7	-	20.5	ns
Data Setup Time during Load from SYCLK + Edge	T <sub>9-1</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	11.5	-	ns
Data Setup Time during Load from SYCLK + Edge	T <sub>9-2</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 7, 8	9	-	ns
Data Hold Time during Load from SYCLK + Edge	T <sub>10</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	5	-	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
Data Output Delay from SYSCLK-Edge	T <sub>11</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 7	-	28	ns
Data Output Valid from SYSCLK + Edge	T <sub>12</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	8	-	ns
CB Output Delay from SYSCLK + Edge	T <sub>13</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	19	ns
ALE Output Delay from SYSCLK-Edge	T <sub>14</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	13	ns
$\overline{\text{BUFFEN}}$ High to Low Output Delay from SYSCLK + Edge	T <sub>15</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 7	-	21	ns
$\overline{\text{MHOLD}}$ Output Delay from SYSCLK + Edge	T <sub>16</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	12	ns
$\overline{\text{MDS}}$ , $\overline{\text{DRDY}}$ Output Delay from SYSCLK + Edge	T <sub>17</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	15	ns
$\overline{\text{MEXC}}$ Output Delay from SYSCLK-Edge	T <sub>20</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	15	ns
RASI[3-0], RSIZE[1-0], RASPARG Setup Time from SYSCLK + Edge	T <sub>21</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	10	-	ns
RASI[3-0], RSIZE[1-0], RASPARG Hold Time from SYSCLK + Edge	T <sub>22</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	3	-	ns
BOOT PROM Address Output Delay from SYSCLK + Edge	T <sub>23</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	13	ns
$\overline{\text{BUSRDY}}$ Setup Time from SYSCLK + Edge	T <sub>24</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	12	-	ns
$\overline{\text{BUSRDY}}$ Hold Time from SYSCLK + Edge	T <sub>25</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	0	-	ns
$\overline{\text{IOSEL}}$ [3-0] Output Delay from SYSCLK + Edge	T <sub>27</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	15	ns





Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
DMAAS Setup Time from SYSCLK + Edge	T <sub>28</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	12	20	ns
DMAAS Hold Time from SYSCLK-Edge	T <sub>29</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	0	20	ns
DMAREQ Setup Time from SYSCLK + Edge	T <sub>30</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	12	-	ns
DMAGNT Output Delay from SYSCLK + Edge	T <sub>31</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	15	ns
RA[31-0], RAPAR, CPAR Setup Time from SYSCLK + Edge	T <sub>32</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	10	-	ns
RA[31-0], RAPAR, CPAR Hold Time from SYSCLK + Edge	T <sub>33</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	3	-	ns
TCK Period	T <sub>36</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	100	-	ns
TMS Setup Time from TCK + Edge	T <sub>37</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	10	-	ns
TMS Hold Time from TCK + Edge	T <sub>38</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	4	-	ns
TDI Setup Time from TCK + Edge	T <sub>39</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	10	-	ns
TDI Hold Time from TCK + Edge	T <sub>40</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	10	-	ns
TDO Output Delay from TCK-Edge	T <sub>41</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	20	ns
INULL Output Delay from SYSCLK + Edge	T <sub>46</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	22	ns
RESET, CPUHALT Output Delay from SYSCLK + Edge	T <sub>48</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	22	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
SYSERR, SYSAV Output Delay from SYSCLK + Edge	T <sub>49</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	20	ns
IUERR Output Delay from SYSCLK + Edge	T <sub>50</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	20	ns
EXTINT[4-0] Setup Time from SYSCLK- Edge	T <sub>52</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	12	-	ns
EXTINT[4-0] Hold Time from SYSCLK-Edge	T <sub>53</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	0	-	ns
EXTINTACK Output Delay from SYSCLK + Edge	T <sub>54</sub>		V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	15	ns
OE Low to High Output Delay from SYSCLK + Edge (no DMA Mode)	T <sub>56</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	8.5	ns
BUFFEN Low to High Output Delay from SYSCLK + Edge	T <sub>57</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	9	ns
INST Output Delay from SYSCLK + Edge	T <sub>60</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	-	22	ns
Data Output Delay to Low-Z from SYSCLK + Edge	T <sub>61</sub>	3003	V <sub>DD</sub> = 4.5 and 5.5V, V <sub>SS</sub> = 0V Note 6	20	-	ns

### 2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at T<sub>amb</sub> = +125 (+0 -5)°C and T<sub>amb</sub> = -55 (+5 -0)°C.

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

### 2.3.3 Notes to Electrical Measurement Table

- Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- Functional tests shall be performed at each supply voltage with f<sub>SYSCLK</sub> = 25MHz, t<sub>r</sub> = t<sub>f</sub> ≤ 5ns, V<sub>IL</sub> = 0.8V, V<sub>IH1</sub> = 2.2V, V<sub>IH2</sub> = 3V, V<sub>OL</sub> ≤ 1.45V, V<sub>OH</sub> ≥ 1.55V. Functionality per the timing diagram specified herein shall be verified.  
V<sub>IH2</sub> applies to inputs RxA/RxB, GPI[7-0], EXTINT[4-0], EWDINT,  $\overline{\text{SYSRESET}}$ . V<sub>IH1</sub> applies to all other inputs.
- I<sub>IL2</sub> applies to inputs  $\overline{\text{TRST}}$ , TMS, TDI. I<sub>IL1</sub> applies to all other inputs.
- V<sub>OL2</sub> and V<sub>OH2</sub> apply to outputs RA[31-0],  $\overline{\text{MEMCS}}$ [9-0],  $\overline{\text{MEMWR}}$ ,  $\overline{\text{OE}}$ . V<sub>OL1</sub> and V<sub>OH1</sub> apply to all other outputs.
- Guaranteed but not tested.

6. Parameter tested go-no-go at each supply voltage during AC testing with  $f_{SYSCLK} = 25\text{MHz}$ ,  $C_L = 50\text{pF}$ ,  $V_{ref} = 2.5\text{V}$ .
7. Parameter recorded at each supply voltage during AC testing with  $f_{SYSCLK} = 25\text{MHz}$ ,  $C_L = 50\text{pF}$ ,  $V_{ref} = 2.5\text{V}$ .
8. Parameter tested with following conditions:  $NOPAR = 0$ ,  $rpa = rec = 0$  or  $1$   
(NOPAR: No Parity Input signal; rpa, rec: bit 13 and 14 of Memory Configuration Register)

#### 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3^\circ\text{C}$ .

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value $\Delta$	Absolute		
			Min	Max	
Low Level Input Current 1	$I_{IL1}$	$\pm 0.1$	-10	-	$\mu\text{A}$
High Level Input Current	$I_{IH}$	$\pm 0.1$	-	10	$\mu\text{A}$
Low Level Output Voltage 1	$V_{OL1}$	$\pm 100$	-	400	mV
Low Level Output Voltage 2	$V_{OL2}$	$\pm 100$	-	400	mV
High Level Output Voltage 1	$V_{OH1}$	$\pm 0.1$	2.4	-	V
High Level Output Voltage 2	$V_{OH2}$	$\pm 0.1$	2.4	-	V
Output Leakage Current Third State (Low level applied)	$I_{OZL}$	$\pm 0.1$	-10	-	$\mu\text{A}$
Output Leakage Current Third State (High level applied)	$I_{OZH}$	$\pm 0.1$	-	10	$\mu\text{A}$

#### **NOTES:**

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

#### 2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3^\circ\text{C}$ .

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.



2.6 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	$T_{amb}$	+ 125 (+ 0, -3)	°C
Input CLK2	$V_{IN}$	$V_{GEN1}$	V
Input $\overline{SYSRESET}$	$V_{IN}$	$V_{GEN2}$	V
All other Inputs and Outputs	$V_{IN}, V_{OUT}$	$V_{DD}, V_{SS}$ per Note 1	V
Pulse Voltage	$V_{GEN1}, V_{GEN2}$	0V to $V_{DD}$	V
Pulse Frequency Square Wave	$f_{GEN1}$ $f_{GEN2}$	1.65M 50.3 (Note 2) 50 ± 15% Duty Cycle $t_r = t_f \leq 5ns$	Hz
Positive Supply Voltage $V_{DDO}, V_{DDI}$	$V_{DD}$	5 (+ 0.5, -0)	V
Negative Supply Voltage $V_{SSO}, V_{SSI}$	$V_{SS}$	0	V

**NOTES:**

1. All Inputs and Outputs shall be connected through a serial protection resistor/load as follows:

Pin	Signal	Wired to:	Serial Resistor	Pin	Signal	Wired to:	Serial Resistor
1	GPIINT	$V_{DD}$	5.6k $\Omega$	24	$V_{DDO}$	$V_{DD}$	N/A
2	GPI[7]	$V_{DD}$	1k $\Omega$	25	$V_{SSO}$	$V_{SS}$	N/A
3	$V_{DDO}$	$V_{DD}$	N/A	26	D[25]	$V_{SS}$	1k $\Omega$
4	$V_{SSO}$	$V_{SS}$	N/A	27	D[24]	$V_{SS}$	1k $\Omega$
5	GPI[6]	$V_{DD}$	1k $\Omega$	28	D[23]	$V_{DD}$	1k $\Omega$
6	GPI[5]	$V_{DD}$	1k $\Omega$	29	D[22]	$V_{SS}$	1k $\Omega$
7	GPI[4]	$V_{DD}$	1k $\Omega$	30	$V_{DDO}$	$V_{DD}$	N/A
8	GPI[3]	$V_{DD}$	1k $\Omega$	31	$V_{SSO}$	$V_{SS}$	N/A
9	$V_{DDO}$	$V_{DD}$	N/A	32	D[21]	$V_{SS}$	1k $\Omega$
10	$V_{SSO}$	$V_{SS}$	N/A	33	D[20]	$V_{DD}$	1k $\Omega$
11	GPI[2]	$V_{DD}$	1k $\Omega$	34	D[19]	$V_{DD}$	1k $\Omega$
12	GPI[1]	$V_{DD}$	1k $\Omega$	35	D[18]	$V_{SS}$	1k $\Omega$
13	GPI[0]	$V_{DD}$	1k $\Omega$	36	$V_{DDO}$	$V_{DD}$	N/A
14	D[31]	$V_{DD}$	1k $\Omega$	37	$V_{SSO}$	$V_{SS}$	N/A
15	D[30]	$V_{DD}$	1k $\Omega$	38	D[17]	$V_{SS}$	1k $\Omega$
16	$V_{DDO}$	$V_{DD}$	N/A	39	D[16]	$V_{SS}$	1k $\Omega$
17	$V_{SSO}$	$V_{SS}$	N/A	40	$V_{DDI}$	$V_{DD}$	N/A
18	D[29]	$V_{SS}$	1k $\Omega$	41	$V_{SSI}$	$V_{SS}$	N/A
19	D[28]	$V_{SS}$	1k $\Omega$	42	D[15]	$V_{SS}$	1k $\Omega$
20	$V_{DDI}$	$V_{DD}$	N/A	43	D[14]	$V_{SS}$	1k $\Omega$
21	$V_{SSI}$	$V_{SS}$	N/A	44	$V_{DDO}$	$V_{DD}$	N/A
22	D[27]	$V_{SS}$	1k $\Omega$	45	$V_{SSO}$	$V_{SS}$	N/A
23	D[26]	$V_{DD}$	1k $\Omega$	46	D[13]	$V_{SS}$	1k $\Omega$



Pin	Signal	Wired to:	Serial Resistor	Pin	Signal	Wired to:	Serial Resistor
47	D[12]	V <sub>SS</sub>	1k $\Omega$	92	RA[21]	V <sub>DD</sub>	5.6k $\Omega$
48	D[11]	V <sub>SS</sub>	1k $\Omega$	93	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
49	D[10]	V <sub>SS</sub>	1k $\Omega$	94	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
50	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	95	RA[20]	V <sub>DD</sub>	5.6k $\Omega$
51	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	96	RA[19]	V <sub>DD</sub>	5.6k $\Omega$
52	D[9]	V <sub>SS</sub>	1k $\Omega$	97	RA[18]	V <sub>DD</sub>	5.6k $\Omega$
53	D[8]	V <sub>DD</sub>	1k $\Omega$	98	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
54	D[7]	V <sub>SS</sub>	1k $\Omega$	99	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
55	D[6]	V <sub>SS</sub>	1k $\Omega$	100	RA[17]	V <sub>DD</sub>	5.6k $\Omega$
56	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	101	RA[16]	V <sub>DD</sub>	5.6k $\Omega$
57	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	102	RA[15]	V <sub>DD</sub>	5.6k $\Omega$
58	D[5]	V <sub>DD</sub>	1k $\Omega$	103	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
59	D[4]	V <sub>SS</sub>	1k $\Omega$	104	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
60	D[3]	V <sub>SS</sub>	1k $\Omega$	105	RA[14]	V <sub>DD</sub>	5.6k $\Omega$
61	D[2]	V <sub>SS</sub>	1k $\Omega$	106	V <sub>DDI</sub>	V <sub>DD</sub>	N/A
62	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	107	V <sub>SSI</sub>	V <sub>SS</sub>	N/A
63	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	108	RA[13]	V <sub>DD</sub>	5.6k $\Omega$
64	D[1]	V <sub>SS</sub>	1k $\Omega$	109	RA[12]	V <sub>DD</sub>	5.6k $\Omega$
65	D[0]	V <sub>SS</sub>	1k $\Omega$	110	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
66	RSIZE[1]	V <sub>DD</sub>	5.6k $\Omega$	111	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
67	RSIZE[0]	V <sub>DD</sub>	5.6k $\Omega$	112	RA[11]	V <sub>DD</sub>	5.6k $\Omega$
68	RASI[3]	V <sub>DD</sub>	5.6k $\Omega$	113	RA[10]	V <sub>DD</sub>	5.6k $\Omega$
69	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	114	RA[9]	V <sub>DD</sub>	5.6k $\Omega$
70	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	115	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
71	RASI[2]	V <sub>DD</sub>	5.6k $\Omega$	116	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
72	RASI[1]	V <sub>DD</sub>	5.6k $\Omega$	117	RA[8]	V <sub>DD</sub>	5.6k $\Omega$
73	RASI[0]	V <sub>DD</sub>	5.6k $\Omega$	118	RA[7]	V <sub>DD</sub>	5.6k $\Omega$
74	RA[31]	V <sub>DD</sub>	5.6k $\Omega$	119	RA[6]	V <sub>DD</sub>	5.6k $\Omega$
75	RA[30]	V <sub>DD</sub>	5.6k $\Omega$	120	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
76	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	121	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
77	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	122	RA[5]	V <sub>DD</sub>	5.6k $\Omega$
78	RA[29]	V <sub>DD</sub>	5.6k $\Omega$	123	RA[4]	V <sub>DD</sub>	5.6k $\Omega$
79	RA[28]	V <sub>DD</sub>	5.6k $\Omega$	124	RA[3]	V <sub>DD</sub>	5.6k $\Omega$
80	RA[27]	V <sub>DD</sub>	5.6k $\Omega$	125	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
81	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	126	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
82	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	127	RA[2]	V <sub>DD</sub>	5.6k $\Omega$
83	RA[26]	V <sub>DD</sub>	5.6k $\Omega$	128	RA[1]	V <sub>DD</sub>	5.6k $\Omega$
84	RA[25]	V <sub>DD</sub>	5.6k $\Omega$	129	RA[0]	V <sub>DD</sub>	5.6k $\Omega$
85	RA[24]	V <sub>DD</sub>	5.6k $\Omega$	130	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
86	V <sub>DDI</sub>	V <sub>DD</sub>	N/A	131	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
87	V <sub>SSI</sub>	V <sub>SS</sub>	N/A	132	RAPAR	V <sub>DD</sub>	5.6k $\Omega$
88	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	133	RASPAR	V <sub>DD</sub>	5.6k $\Omega$
89	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	134	DPAR	V <sub>DD</sub>	1k $\Omega$
90	RA[23]	V <sub>DD</sub>	5.6k $\Omega$	135	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
91	RA[22]	V <sub>DD</sub>	5.6k $\Omega$	136	V <sub>SSO</sub>	V <sub>SS</sub>	N/A



Pin	Signal	Wired to:	Serial Resistor	Pin	Signal	Wired to:	Serial Resistor
137	SYSCLK	V <sub>DD</sub>	5.6kΩ	182	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
138	TDO	V <sub>DD</sub>	5.6kΩ	183	TOSEL[2]	V <sub>DD</sub>	5.6kΩ
139	TRST	V <sub>SS</sub>	1kΩ	184	TOSEL[1]	V <sub>DD</sub>	5.6kΩ
140	TMS	V <sub>DD</sub>	1kΩ	185	TOSEL[0]	V <sub>DD</sub>	5.6kΩ
141	TDI	V <sub>DD</sub>	1kΩ	186	WRT	V <sub>DD</sub>	5.6kΩ
142	TCK	V <sub>DD</sub>	1kΩ	187	WE	V <sub>DD</sub>	5.6kΩ
143	CLK2	V <sub>GEN1</sub>	1kΩ	188	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
144	DRDY	V <sub>DD</sub>	5.6kΩ	189	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
145	DMAAS	V <sub>SS</sub>	1kΩ	190	RD	V <sub>DD</sub>	5.6kΩ
146	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	191	RLDSTO	V <sub>DD</sub>	5.6kΩ
147	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	192	LOCK	V <sub>DD</sub>	5.6kΩ
148	DMAGNT	V <sub>DD</sub>	5.6kΩ	193	DXFER	V <sub>DD</sub>	5.6kΩ
149	EXMCS	V <sub>DD</sub>	5.6kΩ	194	MEXC	V <sub>DD</sub>	5.6kΩ
150	V <sub>DDI</sub>	V <sub>DD</sub>	N/A	195	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
151	V <sub>SSI</sub>	V <sub>SS</sub>	N/A	196	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
152	DMAREQ	V <sub>DD</sub>	1kΩ	197	RESET	V <sub>DD</sub>	5.6kΩ
153	BUSERR	V <sub>DD</sub>	1kΩ	198	SYSRESET	V <sub>GEN2</sub>	1kΩ
154	BUSRDY	V <sub>DD</sub>	1kΩ	199	BA[1]	V <sub>DD</sub>	5.6kΩ
155	ROMWRT	V <sub>DD</sub>	1kΩ	200	BA[0]	V <sub>DD</sub>	5.6kΩ
156	NOPAR	V <sub>SS</sub>	1kΩ	201	CB[6]	V <sub>SS</sub>	1kΩ
157	SYSHALT	V <sub>DD</sub>	1kΩ	202	CB[5]	V <sub>SS</sub>	1kΩ
158	CPUHALT	V <sub>DD</sub>	5.6kΩ	203	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
159	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	204	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
160	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	205	CB[4]	V <sub>SS</sub>	1kΩ
161	SYSERR	V <sub>DD</sub>	5.6kΩ	206	CB[3]	V <sub>DD</sub>	1kΩ
162	SYSAV	V <sub>DD</sub>	5.6kΩ	207	CB[2]	V <sub>SS</sub>	1kΩ
163	EXTINT[4]	V <sub>DD</sub>	1kΩ	208	CB[1]	V <sub>DD</sub>	1kΩ
164	EXTINT[3]	V <sub>DD</sub>	1kΩ	209	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
165	EXTINT[2]	V <sub>DD</sub>	1kΩ	210	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
166	EXTINT[1]	V <sub>DD</sub>	1kΩ	211	CB[0]	V <sub>SS</sub>	1kΩ
167	EXTINT[0]	V <sub>DD</sub>	1kΩ	212	ALE	V <sub>DD</sub>	5.6kΩ
168	V <sub>DDI</sub>	V <sub>DD</sub>	N/A	213	V <sub>DDI</sub>	V <sub>DD</sub>	N/A
169	V <sub>SSI</sub>	V <sub>SS</sub>	N/A	214	V <sub>SSI</sub>	V <sub>SS</sub>	N/A
170	EXTINTACK	V <sub>DD</sub>	5.6kΩ	215	PROM8	V <sub>DD</sub>	1kΩ
171	TUERR	V <sub>DD</sub>	5.6kΩ	216	ROMCS	V <sub>DD</sub>	5.6kΩ
172	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	217	MEMCS[9]	V <sub>DD</sub>	5.6kΩ
173	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	218	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
174	CPAR	V <sub>DD</sub>	5.6kΩ	219	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
175	TXA	V <sub>DD</sub>	5.6kΩ	220	MEMCS[8]	V <sub>DD</sub>	5.6kΩ
176	RXA	V <sub>DD</sub>	1kΩ	221	MEMCS[7]	V <sub>DD</sub>	5.6kΩ
177	RXB	V <sub>DD</sub>	1kΩ	222	MEMCS[6]	V <sub>DD</sub>	5.6kΩ
178	TXB	V <sub>DD</sub>	5.6kΩ	223	MEMCS[5]	V <sub>DD</sub>	5.6kΩ
179	TOWR	V <sub>DD</sub>	5.6kΩ	224	MEMCS[4]	V <sub>DD</sub>	5.6kΩ
180	TOSEL[3]	V <sub>DD</sub>	5.6kΩ	225	MEMCS[3]	V <sub>DD</sub>	5.6kΩ
181	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	226	V <sub>DDO</sub>	V <sub>DD</sub>	N/A

Pin	Signal	Wired to:	Serial Resistor	Pin	Signal	Wired to:	Serial Resistor
227	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	242	MHOLD	V <sub>DD</sub>	5.6kΩ
228	MEMCS[2]	V <sub>DD</sub>	5.6kΩ	243	MDS	V <sub>DD</sub>	5.6kΩ
229	MEMCS[1]	V <sub>DD</sub>	5.6kΩ	244	WDCLK	V <sub>SS</sub>	1kΩ
230	MEMCS[0]	V <sub>DD</sub>	5.6kΩ	245	IWDE	V <sub>SS</sub>	1kΩ
231	V <sub>DDI</sub>	V <sub>DD</sub>	N/A	246	EWDINT	V <sub>SS</sub>	1kΩ
232	V <sub>SSI</sub>	V <sub>SS</sub>	N/A	247	TMODE[1]	V <sub>SS</sub>	1kΩ
233	OE	V <sub>DD</sub>	5.6kΩ	248	TMODE[0]	V <sub>SS</sub>	1kΩ
234	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	249	DEBUG	V <sub>SS</sub>	1kΩ
235	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	250	INULL	V <sub>DD</sub>	5.6kΩ
236	MEMWR	V <sub>DD</sub>	5.6kΩ	251	DIA	V <sub>DD</sub>	5.6kΩ
237	BUFFEN	V <sub>DD</sub>	5.6kΩ	252	V <sub>DDO</sub>	V <sub>DD</sub>	N/A
238	DDIR	V <sub>DD</sub>	5.6kΩ	253	V <sub>SSO</sub>	V <sub>SS</sub>	N/A
239	V <sub>DDO</sub>	V <sub>DD</sub>	N/A	254	FLUSH	V <sub>DD</sub>	5.6kΩ
240	V <sub>SSO</sub>	V <sub>SS</sub>	N/A	255	INST	V <sub>DD</sub>	5.6kΩ
241	DDIR	V <sub>DD</sub>	5.6kΩ	256	RTC	V <sub>DD</sub>	5.6kΩ

2.  $f_{GEN2} = f_{GEN1} / 2^{15}$ .

## 2.7 OPERATING LIFE CONDITIONS

The conditions shall be as specified for power burn-in.

## 2.8 TOTAL DOSE IRRADIATION TESTING

### 2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the purchase order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T <sub>amb</sub>	22 ± 3	°C
Input CLK2	V <sub>IN</sub>	V <sub>GEN1</sub>	V
All other Inputs and Outputs	V <sub>IN</sub> , V <sub>OUT</sub>	V <sub>DD</sub> , V <sub>SS</sub> per Note 1	V
Pulse Voltage	V <sub>GEN1</sub>	0V to V <sub>DD</sub>	V
Pulse Frequency Square Wave	f <sub>GEN1</sub>	≤ 100 50 ± 15% Duty Cycle t <sub>r</sub> = t <sub>f</sub> ≤ 500ns	Hz
Positive Supply Voltage V <sub>DDO</sub> , V <sub>DDI</sub>	V <sub>DD</sub>	5 (+0.5, -0)	V
Negative Supply Voltage V <sub>SSO</sub> , V <sub>SSI</sub>	V <sub>SS</sub>	0	V

### NOTES:

1. All Inputs and Outputs shall be connected through a serial protection resistor/load as defined for burn-in with the exception that Pin 198 SYSRESET shall be connected to V<sub>SS</sub> through 1kΩ serial resistor.



2.8.2 Electrical Measurements for Total Dose Radiation Testing

Prior to, during and on completion of irradiation testing the devices shall successfully meet Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}\text{C}$ .

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.