




Pages 1 to 30

**INTEGRATED CIRCUITS, SILICON MONOLITHIC,
CMOS 32/40-BIT IEEE FLOATING POINT
DIGITAL SIGNAL PROCESSOR,
BASED ON TYPE TSC 21020 F
ESCC Detail Specification No. 9512/002**

**ISSUE 1
September 2004**



Document Custodian: European Space Agency - see <https://escies.org>

	ESCC Detail Specification No. 9512/002		PAGE 2 ISSUE 1
--	---	--	-------------------

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2004. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



ESCC Detail Specification
No. 9512/002

PAGE 3

ISSUE 1

DOCUMENTATION CHANGE NOTICE

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION



TABLE OF CONTENTS

	<u>Page</u>
1. <u>GENERAL</u>	5
1.1 Scope	5
1.2 Applicable Documents	5
1.3 Terms, Definitions, Abbreviations, Symbols and Units	5
1.4 The ESCC Component Number and Component Type Variants	5
1.4.1 The ESCC Component Number	5
1.4.2 Component Type Variants	5
1.5 Maximum Ratings	6
1.6 Handling Precautions	6
1.7 Physical Dimensions and Terminal Identification	7
1.7.1 256 Flat Leaded Multilayer Quad Flat Pack MQFP-F256	7
1.8 Functional Diagram	8
1.9 Pin Assignment and Description	9
1.10 Instruction Set and Timing Diagrams	13
1.11 Protection Networks	18
2. <u>REQUIREMENTS</u>	18
2.1 General	18
2.1.1 Deviations from Generic Specification	18
2.1.1.1 Deviations from Screening Tests	18
2.2 Marking	18
2.3 Electrical Measurements at Room, High and Low Temperatures	18
2.3.1 Room Temperature Electrical Measurements	19
2.3.2 High and Low Temperatures Electrical Measurements	26
2.4 Parameter Drift Values	27
2.5 Immediate and End-point Electrical Measurements	27
2.6 Power Burn-in Conditions	28
2.7 Operating Life Conditions	29
2.8 Total Dose Radiation Testing	29
2.8.1 Bias Conditions and Total Dose Level for Total Dose Irradiation Testing	29
2.8.2 Electrical Measurements for Total Dose Radiation Testing	30

1. **GENERAL**

1.1 **SCOPE**

This specification details the ratings, physical and electrical characteristics, test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 **APPLICABLE DOCUMENTS**

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics.

1.3 **TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS**

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic specification No. 21300 shall apply.

1.4 **THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS**

1.4.1 **The ESCC Component Number**

The ESCC Component Number shall be constituted as follows:

Example: 951200201R

- Detail Specification Reference: 9512002
- Component Type Variant Number: 01
- Total Dose Radiation Level Letter: R (as required)

1.4.2 **Component Type Variants**

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and/or Finish	Weight max g	Total Dose Radiation Level Letter
01	TSC21020F	MQFP-F256	G2	15	R [100kRAD(Si)]

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

The total dose radiation level letter shall be as defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the purchase order the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum rating shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V_{DD}	-0.5 to +7	V	1
Input Voltage	V_{IN}	-0.5 to $V_{DD} + 0.5$	V	2
Output Current	I_{OUT}	50	mA	3
Power Dissipation (continuous)	P_D	3.4	W	
Operating Temperature Range	T_{op}	-55 to +125	°C	T_{amb}
Storage Temperature Range	T_{stg}	-65 to +150	°C	
Soldering Temperature	T_{sol}	+265	°C	4
Junction Temperature	T_j	+165	°C	
Thermal Resistance	$R_{th(J-C)}$	0.3	°C/W	Junction to Case

NOTES

1. Device is functional from +4.5V to +5.5V with reference to $V_{SS} = 0V$.
2. $V_{DD} + 0.5V$ should not exceed +7V.
3. The maximum output current of any single output.
4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.


1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 2000 volts.


1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.7.1 256 Flat Leaded Multilayer Quad Flat Package - MQFP-F256



Dimension	mm	
	Min	Max
A	2.41	3.18
A1	2.06	2.56
A2	0.05	0.36
b	0.15	0.25
c	0.1	0.2
D, E	53.23	55.74
D1, E1	36.83	37.34
e	0.508 BSC	
L	8.2	9.2
N1, N2	64	

1.8 FUNCTIONAL DIAGRAM



1.9 PIN ASSIGNMENT AND DESCRIPTION

Pin	Pin Name	Pin	Pin Name	Pin	Pin Name	Pin	Pin Name
1	IV _{SS}	33	IV _{SS}	65	IV _{SS}	97	IV _{SS}
2	IV _{DD}	34	IV _{DD}	66	IV _{DD}	98	IV _{DD}
3	DMD ₁₉	35	PMD ₃	67	PMD ₂₅	99	EV _{SS}
4	DMD ₁₈	36	EV _{DD}	68	PMD ₂₆	100	PMTS
5	DMD ₁₇	37	PMD ₄	69	PMD ₂₇	101	PMWR
6	DMD ₁₆	38	PMD ₅	70	EV _{DD}	102	PMACK
7	EV _{SS}	39	PMD ₆	71	PMD ₂₈	103	PMRD
8	DMD ₁₅	40	PMD ₇	72	PMD ₂₉	104	RCMP
9	DMD ₁₄	41	EV _{SS}	73	PMD ₃₀	105	EV _{DD}
10	DMD ₁₃	42	PMD ₈	74	PMD ₃₁	106	RESET
11	DMD ₁₂	43	PMD ₉	75	EV _{SS}	107	CLKIN
12	EV _{DD}	44	PMD ₁₀	76	PMD ₃₂	108	DMRD
13	DMD ₁₁	45	PMD ₁₁	77	PMD ₃₃	109	DMACK
14	DMD ₁₀	46	EV _{DD}	78	PMD ₃₄	110	DMWR
15	DMD ₉	47	PMD ₁₂	79	PMD ₃₅	111	EV _{DD}
16	DMD ₈	48	PMD ₁₃	80	EV _{DD}	112	DMTS
17	IV _{SS}	49	IV _{SS}	81	IV _{SS}	113	IV _{SS}
18	IV _{DD}	50	IV _{DD}	82	IV _{DD}	114	IV _{DD}
19	EV _{SS}	51	PMD ₁₄	83	PMD ₃₆	115	TCK
20	DMD ₇	52	PMD ₁₅	84	PMD ₃₇	116	TMS
21	DMD ₆	53	EV _{SS}	85	PMD ₃₈	117	TDI
22	DMD ₅	54	PMD ₁₆	86	PMD ₃₉	118	TDO
23	DMD ₄	55	PMD ₁₇	87	EV _{SS}	119	TRST
24	EV _{DD}	56	PMD ₁₈	88	PMD ₄₀	120	PMPAGE
25	DMD ₃	57	PMD ₁₉	89	PMD ₄₁	121	PMS ₀
26	DMD ₂	58	EV _{DD}	90	PMD ₄₂	122	PMS ₁
27	DMD ₁	59	PMD ₂₀	91	PMD ₄₃	123	EV _{SS}
28	DMD ₀	60	PMD ₂₁	92	EV _{DD}	124	PMA ₂₃
29	EV _{SS}	61	PMD ₂₂	93	PMD ₄₄	125	PMA ₂₂
30	PMD ₀	62	PMD ₂₃	94	PMD ₄₅	126	PMA ₂₁
31	PMD ₁	63	EV _{SS}	95	PMD ₄₆	127	PMA ₂₀
32	PMD ₂	64	PMD ₂₄	96	PMD ₄₇	128	EV _{DD}



Pin	Pin Name	Pin	Pin Name	Pin	Pin Name	Pin	Pin Name
129	IV _{SS}	161	IV _{SS}	193	IV _{SS}	225	IV _{SS}
130	IV _{DD}	162	IV _{DD}	194	IV _{DD}	226	IV _{DD}
131	PMA ₁₉	163	IRQ ₃	195	DMA ₁₅	227	DMS ₂
132	PMA ₁₈	164	IRQ ₂	196	EV _{SS}	228	DMS ₃
133	PMA ₁₇	165	IRQ ₁	197	DMA ₁₆	229	DMD ₃₉
134	PMA ₁₆	166	IRQ ₀	198	DMA ₁₇	230	DMD ₃₈
135	EV _{SS}	167	EV _{DD}	199	DMA ₁₈	231	EV _{SS}
136	PMA ₁₅	168	FLAG ₀	200	DMA ₁₉	232	DMD ₃₇
137	PMA ₁₄	169	FLAG ₁	201	EV _{DD}	233	DMD ₃₆
138	PMA ₁₃	170	FLAG ₂	202	DMA ₂₀	234	DMD ₃₅
139	PMA ₁₂	171	FLAG ₃	203	DMA ₂₁	235	DMD ₃₄
140	EV _{DD}	172	EV _{SS}	204	DMA ₂₂	236	EV _{DD}
141	PMA ₁₁	173	DMA ₀	205	DMA ₂₃	237	DMD ₃₃
142	PMA ₁₀	174	DMA ₁	206	EV _{SS}	238	DMD ₃₂
143	PMA ₉	175	DMA ₂	207	DMA ₂₄	239	DMD ₃₁
144	PMA ₈	176	DMA ₃	208	DMA ₂₅	240	DMD ₃₀
145	IV _{SS}	177	IV _{SS}	209	IV _{SS}	241	IV _{SS}
146	IV _{DD}	178	IV _{DD}	210	IV _{DD}	242	IV _{DD}
147	EV _{SS}	179	EV _{DD}	211	DMA ₂₆	243	EV _{SS}
148	PMA ₇	180	DMA ₄	212	DMA ₂₇	244	DMD ₂₉
149	PMA ₆	181	DMA ₅	213	EV _{DD}	245	DMD ₂₈
150	PMA ₅	182	DMA ₆	214	DMA ₂₈	246	DMD ₂₇
151	PMA ₄	183	DMA ₇	215	DMA ₂₉	247	DMD ₂₆
152	EV _{DD}	184	EV _{SS}	216	DMA ₃₀	248	EV _{DD}
153	PMA ₃	185	DMA ₈	217	DMA ₃₁	249	DMD ₂₅
154	PMA ₂	186	DMA ₉	218	EV _{SS}	250	DMD ₂₄
155	PMA ₁	187	DMA ₁₀	219	DMPAGE	251	DMD ₂₃
156	PMA ₀	188	DMA ₁₁	220	BR	252	EV _{SS}
157	EV _{SS}	189	EV _{DD}	221	BG	253	DMD ₂₂
158	TIMEXP	190	DMA ₁₂	222	DMS ₀	254	DMD ₂₁
159	EV _{DD}	191	DMA ₁₃	223	DMS ₁	255	DMD ₂₀
160	EV _{SS}	192	DMA ₁₄	224	EV _{DD}	256	EV _{DD}

Pin Name (Note 1)	Type (Notes 2, 3)	Function
PMA ₂₃₋₀	O	Program Memory Address. The TSC21020F outputs an address in program memory on these pins.
PMD ₄₇₋₀	I/O	Program Memory Data. The TSC21020F inputs and outputs data and instructions on these pins. 32-bit fixed-point data and 32-bit single-precision floating-point data is transferred over bits 47-16 of the PMD bus.
$\overline{\text{PMS}}_{1-0}$	O	Program Memory Select lines. These pins are asserted as chip selects for the corresponding banks of program memory. Memory banks must be defined in the memory control registers. These pins are decoded program memory address lines and provide an early indication of a possible bus cycle.
$\overline{\text{PMRD}}$	O	Program Memory Read strobe. This pin is asserted when the TSC21020F reads from program memory.
$\overline{\text{PMWR}}$	O	Program Memory Write strobe. This pin is asserted when the TSC21020F writes to program memory.
PMACK	O	Program Memory Acknowledge. An external device asserts this input to add wait states to a memory access.
PMPAGE	O	Program Memory Page Boundary. The TSC21020F asserts this pin to signal that a program memory page boundary has been crossed. Memory pages must be defined in the memory control registers.
$\overline{\text{PMTS}}$	I/S	Program Memory Three-State Control. $\overline{\text{PMTS}}$ places the program memory address, data, selects, and strobcs in a high-impedance state. If $\overline{\text{PMTS}}$ is asserted while a PM access is occurring, the processor will halt and the memory access will not be completed. PMACK must be asserted for at least one cycle when $\overline{\text{PMTS}}$ is asserted to allow any pending memory access to complete properly. $\overline{\text{PMTS}}$ should only be asserted (low) during an active memory access cycle.
DMA ₃₁₋₀	O	Data Memory Address. The TSC21020F outputs an address in data memory on these pins.
$\overline{\text{DMD}}_{39-0}$	I/O	Data Memory Data. The TSC21020F inputs and outputs data on these pins. 32-bit fixed-point data and 32-bit single-precision floating-point data is transferred over bits 39-8 of the $\overline{\text{DMD}}$ bus.
$\overline{\text{DMS}}_{3-0}$	O	Data Memory Select lines. These pins are asserted as chip selects for the corresponding banks of data memory. Memory banks must be defined in the memory control registers. These pins are decoded data memory address lines and provide an early indication of a possible bus cycle.
$\overline{\text{DMRD}}$	O	Data Memory Read strobe. This pin is asserted when the TSC21020F reads from data memory.
$\overline{\text{DMWR}}$	O	Data Memory Write strobe. This pin is asserted when the TSC21020F writes to data memory.
DMACK	I/S	Data Memory Acknowledge. An external device de-asserts this input to add wait states to a memory access.

Pin Name (Note 1)	Type (Notes 2, 3)	Function
DMPAGE	O	Data Memory Page Boundary. The TSC21020F asserts this pin to signal that a data memory page boundary has been crossed. Memory pages must be defined in the memory control registers.
$\overline{\text{DMTS}}$	I/S	Data Memory Three-State Control. $\overline{\text{DMTS}}$ places the data memory address, data, selects and strobes in a high-impedance state. If $\overline{\text{DMTS}}$ is asserted while a DM access is occurring, the processor will halt and the memory access will not be completed. $\overline{\text{DMACK}}$ must be asserted for at least one cycle when $\overline{\text{DMTS}}$ is de-asserted to allow any pending memory access to complete properly. $\overline{\text{DMTS}}$ should only be asserted (low) during an active memory access cycle.
CLKIN	I	External clock input to the TSC21020F. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the specified frequency.
$\overline{\text{RESET}}$	I/A	Sets the TSC21020F to a known state and begins execution at the program memory location specified by the hardware reset vector (address). This input must be asserted (low) at power-up.
$\overline{\text{IRQ}}_{3-0}$	I/A	Interrupt request lines; may be either edge triggered or level sensitive.
$\overline{\text{FLAG}}_{3-0}$	I/O/A	External Flags. Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
$\overline{\text{BR}}$	I/A	Bus Request. Used by an external device to request control of the memory interface. When $\overline{\text{BR}}$ is asserted, the processor halts execution after completion of the current cycle, places all memory data, addresses, selects and strobes in a high impedance state, and asserts $\overline{\text{BG}}$. The processor continues normal operation when $\overline{\text{BR}}$ is released.
$\overline{\text{BG}}$	O	Bus Grant. Acknowledges a bus request ($\overline{\text{BR}}$), indicating that the external device may take control of the memory interface. $\overline{\text{BG}}$ is asserted (held low) until $\overline{\text{BR}}$ is released.
TIMEXP	O	Timer Expired. Asserted for four cycles when the value of TCOUNT is decremented to zero.
RCOMP		Not available. Can be set to any voltage level.
EV _{DD}	P	Power Supply (for output drivers), nominally +5V DC (10 pins).
EV _{SS}	G	Power Supply return (for output drivers); 16 pins.
IV _{DD}	P	Power Supply (for internal circuitry); nominally +5V DC (4 pins).
IV _{SS}	G	Power Supply return (for internal circuitry); (7 pins).
TCK	I	Test Clock. Provides an asynchronous clock for JTAG boundary scan.
TMS	I/S	Test Mode Select. Used to control the test state machine. TMS has a 20k Ω internal pull-up resistor.

Pin Name (Note 1)	Type (Notes 2, 3)	Function
TDI	I/S	Test Data Input. Provides serial data for the boundary scan logic. TDI has a 20kΩ internal pull-up resistor.
TDO	O	Test Data Output. Serial scan output of the boundary scan path.
$\overline{\text{TRST}}$	I/A	Test Reset. Resets the test state machine. $\overline{\text{TRST}}$ must be asserted (pulsed low) after power-up or held low for proper operation of the TSC21020F. TRST has a 20kΩ internal pull-up resistor.
NC	-	No Connect. No Connects are reserved pins that must be left open and unconnected.

NOTES:

1. When groups of pins are identified with subscripts, e.g. PMD₄₇₋₀, the highest numbered pin is the MSB (in this case, PMD₄₇).
2. O = Output; I = Input; S = Synchronous; A = Asynchronous; P = Power Supply; G = Ground.
3. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI, and TRST). Those that are asynchronous (A) can be asserted asynchronously to CLKIN.


1.10 INSTRUCTION SET AND TIMING DIAGRAMS

The TSC21020F instruction set provides a wide variety of programming capabilities. Every instruction assembles into a single word and can execute in a single processor cycle. Multifunction instructions enable simultaneous multiplier and ALU operations, as well as computations executed in parallel with data transfers.


For complete information, see the ADSP-21020 User's Manual from Analog Devices.

The timing diagrams applicable to parameters specified in this specification are as follows:


CLOCK TIMING



RESET TIMING




INTERRUPTS TIMING




TIMER TIMING




FLAGS TIMING




BUS REQUEST / BUS GRANT TIMING




MEMORY READ TIMING




EXTERNAL MEMORY THREE-STATE CONTROL TIMING




MEMORY WRITE TIMING




IEEE 1149.1 TEST ACCESS PORT TIMING



OUTPUT ENABLE / DISABLE TIMING



1.11 PROTECTION NETWORKS



2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the applicable ESCC Generic Specification. Permitted deviations from the applicable Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 Deviations from Screening Tests

High Temperature Reverse Bias Burn-in shall not be performed.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number
- (d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}\text{C}$.

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Functional Test 1 Basic Functional	-	-	Verify functionality $V_{IL} = 0\text{V}$, $V_{IH} = 3\text{V}$ $V_{DD} = 4.5\text{V}$, 5V and 5.5V $V_{SS} = 0\text{V}$ Note 2	-	-	-
Functional Test 2 Control Test	-	-	Verify functionality $V_{IL} = 0\text{V}$, $V_{IH} = 3\text{V}$ $V_{DD} = 4.5\text{V}$, 5V and 5.5V $V_{SS} = 0\text{V}$ Note 2	-	-	-
Functional Test 3 Complex Test	-	-	Verify functionality $V_{IL} = 0\text{V}$, $V_{IH} = 3\text{V}$ $V_{DD} = 4.5\text{V}$, 5V and 5.5V $V_{SS} = 0\text{V}$ Note 2	-	-	-
Functional Test 4 JTAG Test	-	-	Verify functionality $V_{IL} = 0\text{V}$, $V_{IH} = 3\text{V}$ $V_{DD} = 4.5\text{V}$, 5V and 5.5V $V_{SS} = 0\text{V}$ Note 2	-	-	-
Supply Current (Internal)	I_{DDIN}	3005	$V_{IL} = V_{ILC} = 0.4\text{V}$ $V_{IH} = 2.4\text{V}$, $V_{IHCR} = 3\text{V}$ $t_{CK} = 50\text{ns}$ $V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$ I_{VDD} Pins	-	430	mA
Supply Current (Idle)	I_{DDIDLE}	3005	$V_{IN} = 0\text{V}$ or V_{DD} $V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$ I_{VDD} Pins	-	150	mA
Low Level Input Current 1	I_{IL}	3009	$V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$ $V_{IN} = 0\text{V}$ Pins List 4 (Note 3)	-10	-	μA
Low Level Input Current 2	I_{ILT}	3009	$V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$ $V_{IN} = 0\text{V}$ Pins List 5 (Note 3)	-350	-	μA
High Level Input Current	I_{IH}	3010	$V_{DD} = 5.5\text{V}$ $V_{SS} = 0\text{V}$ $V_{IN} = V_{DD}$ Pins Lists 4, 5 (Note 3)	-	10	μA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions	Limits		Units
				Min	Max	
Output Leakage Current Third State (Low Level Applied)	IOZL	3020	V _{DD} = 5.5V V _{SS} = 0V V _{OUT} = 0V Pins List 6 (Note 3)	-10	-	µA
Output Leakage Current Third State (High Level Applied)	IOZH	3021	V _{DD} = 5.5V V _{SS} = 0V V _{OUT} = V _{DD} Pins List 6 (Note 3)	-	10	µA
Low Level Output Voltage	V _{OL}	3007	V _{DD} = 4.5V V _{SS} = 0V I _{OL} = 4mA Pins List 3 (Note 3)	-	400	mV
High Level Output Voltage	V _{OH}	3006	V _{DD} = 4.5V V _{SS} = 0V I _{OH} = -1mA Pins List 3 (Note 3)	2.4	-	V
Low Level Input Voltage 1	V _{IL}	-	V _{DD} = 4.5V V _{SS} = 0V Pins Lists 1 and 7 (Note 3) Note 4	-	800	mV
Low Level Input Voltage 2	V _{ILC}	-	V _{DD} = 4.5V V _{SS} = 0V Pins List 2 (Note 3) Note 4	-	600	mV
High Level Input Voltage 1	V _{IH}	-	V _{DD} = 5.5V V _{SS} = 0V I _{OL} = 4mA Pins List 1 (Note 3) Note 4	2	-	V
High Level Input Voltage 2	V _{IHCR}	-	V _{DD} = 5.5V V _{SS} = 0V Pins List 2 and 7 (Note 3) Note 4	3	-	V
Input Capacitance	C _{IN}	3012	V _{IN} (not under test) = 0V V _{DD} = V _{SS} = 0V f = 1MHz All signal pins Note 5	-	10	pF
CLKIN Period	t _{CK}	-	V _{DD} = 4.5V V _{SS} = 0V Clock Timing Note 6	50	150	ns
CLKIN Width High	t _{CKH}	-	V _{DD} = 4.5V V _{SS} = 0V Clock Timing Note 6	10	-	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions	Limits		Units
				Min	Max	
CLKIN Width Low	t _{CKL}	-	V _{DD} = 4.5V V _{SS} = 0V Clock Timing Note 6	10	-	ns
RESET Width Low	t _{WRST}	-	V _{DD} = 4.5V V _{SS} = 0V Reset Timing Note 6	200	-	ns
RESET Setup before CLKIN High	t _{SRST}	-	V _{DD} = 4.5V V _{SS} = 0V Reset Timing Note 6	29	50	ns
IRQ ₃₋₀ Setup before CLKIN High	t _{SIR}	-	V _{DD} = 4.5V V _{SS} = 0V Interrupts Timing Note 6	38	-	ns
IRQ ₃₋₀ Hold after CLKIN High	t _{HIR}	-	V _{DD} = 4.5V V _{SS} = 0V Interrupts Timing Note 6	0	-	ns
IRQ ₃₋₀ Pulse Width	t _{IPW}	-	V _{DD} = 4.5V V _{SS} = 0V Interrupts Timing Note 6	55	-	ns
CLKIN High to TIMEXP	t _{DTEX}	-	V _{DD} = 4.5V V _{SS} = 0V Timer Timing Note 6	-	24	ns
FLAG _{3-0iN} Setup before CLKIN High	t _{SFI}	-	V _{DD} = 4.5V V _{SS} = 0V Flags Timing Note 6	19	-	ns
FLAG _{3-0iN} Setup after CLKIN High	t _{HFI}	-	V _{DD} = 4.5V V _{SS} = 0V Flags Timing Note 6	0	-	ns
FLAG _{3-0iN} Delay from xRD, xWR Low	t _{DWRFI}	-	V _{DD} = 4.5V V _{SS} = 0V Flags Timing Note 6	-	12	ns
FLAG _{3-0iN} Delay from xRD, xWR Deasserted	t _{HFIWR}	-	V _{DD} = 4.5V V _{SS} = 0V Flags Timing Note 6	0	-	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions	Limits		Units
				Min	Max	
FLAG ₃₋₀ OUT Delay from CLKIN High	t _{DFO}	-	V _{DD} = 4.5V V _{SS} = 0 Flags Timing Note 6	-	24	ns
FLAG ₃₋₀ OUT Hold after CLKIN High	t _{HFO}	-	V _{DD} = 4.5V V _{SS} = 0 Flags Timing Note 6	5	-	ns
CLKIN High to FLAG ₃₋₀ OUT Enable	t _{DFOE}	-	V _{DD} = 4.5V V _{SS} = 0 Flags Timing Note 5	1	-	ns
CLKIN High to FLAG ₃₋₀ OUT Disable	t _{DFOD}	-	V _{DD} = 4.5V V _{SS} = 0 Flags Timing Note 6	-	24	ns
BR Hold after CLKIN High	t _{HBR}	-	V _{DD} = 4.5V V _{SS} = 0V Bus Request/Bus Grant Timing Note 6	0	-	ns
BR Setup before CLKIN High	t _{SBR}	-	V _{DD} = 4.5V V _{SS} = 0V Bus Request/Bus Grant Timing Note 6	18	-	ns
Memory Interface Disable to $\overline{\text{BG}}$ Low	t _{DMDBGL}	-	V _{DD} = 4.5V V _{SS} = 0V Bus Request/Bus Grant Timing Note 5	-2	-	ns
CLKIN High to Memory Interface Enable	t _{DME}	-	V _{DD} = 4.5V V _{SS} = 0V Bus Request/Bus Grant Timing Note 6	25	-	ns
CLKIN High to $\overline{\text{BG}}$ Low	t _{DBGL}	-	V _{DD} = 4.5V V _{SS} = 0V Bus Request/Bus Grant Timing Note 6	-	22	ns
CLKIN High to $\overline{\text{BG}}$ High	t _{DBGH}	-	V _{DD} = 4.5V V _{SS} = 0V Bus Request/Bus Grant Timing Note 6	-	22	ns
xTS Setup before CLKIN High	t _{STS}	-	V _{DD} = 4.5V V _{SS} = 0V External Memory Three-State Control Timing Note 6	14	50	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions	Limits		Units
				Min	Max	
xTS, Delay after Address, Select	t _{DADTS}	-	V _{DD} = 4.5V V _{SS} = 0V External Memory Three-State Control Timing Note 6	-	28	ns
xTS, Delay after xRD, xWR Low	t _{DSTS}	-	V _{DD} = 4.5V V _{SS} = 0V External Memory Three-State Control Timing Note 6	-	16	ns
Memory Interface Disable before CLKIN High	t _{DTSD}	-	V _{DD} = 4.5V V _{SS} = 0V External Memory Three-State Control Timing Note 6	0	-	ns
xTS High to Address, Select Enable	t _{D TSAE}	-	V _{DD} = 4.5V V _{SS} = 0V External Memory Three-State Control Timing Note 6	0	-	ns
Address, Select to Data Valid	t _{DAD}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	-	37	ns
xRD Low to Data Valid	t _{DRLD}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	-	24	ns
Data Hold from Address, Select	t _{HDA}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	0	-	ns
Data Hold from xRD High	t _{HDRH}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	-1	-	ns
xACK Delay from Address	t _{DAAK}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	-	27	ns
xACK Delay from xRD Low	t _{DRAK}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	-	15	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions	Limits		Units
				Min	Max	
xACK Setup before CLKIN High	t _{SAK}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	14	-	ns
xACK Hold after CLKIN High	t _{HAK}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	0	-	ns
Address, Select to xRD Low	t _{DARL}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	8	-	ns
xPAGE Delay from Address, Select	t _{DAP}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	-	1	ns
CLKIN High to xRD Low	t _{DCKRL}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	16	26	ns
xRD Pulse Width	t _{RW}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	26	-	ns
xRD High to xRD, xWR Low	t _{RWR}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Read Timing Note 6	17	-	ns
xACK Delay from xWR Low	t _{DWAK}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Write Timing Note 6	-	15	ns
Address, Select to xWR Deasserted	t _{DAWH}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Write Timing Note 6	37	-	ns
Address, Select to xWR Low	t _{DAWL}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Write Timing Note 6	11	-	ns
xWR Pulse Width	t _{WW}	-	V _{DD} = 4.5V V _{SS} = 0V Memory Write Timing Note 6	26	-	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions	Limits		Units
				Min	Max	
Data Setup before \overline{xWR} High	t_{DDWH}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ Memory Write Timing Note 6	23	-	ns
Address, Select Hold after \overline{xWR} Deasserted	t_{DWHA}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ Memory Write Timing Note 6	1	-	ns
Data Hold after \overline{xWR} Deasserted	t_{HDWH}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ Memory Write Timing Note 5	0	-	ns
CLKIN High to \overline{xWR} Low	t_{DCKWL}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ Memory Write Timing Note 6	16	26	ns
\overline{xWR} High to \overline{xWR} or \overline{xRD} Low	t_{WWR}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ Memory Write Timing Note 6	17	-	ns
Data Disable before \overline{xWR} or \overline{xRD} Low	t_{DDWR}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ Memory Write Timing Note 6	13	-	ns
\overline{xWR} Low to Data Enabled	t_{WDE}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ Memory Write Timing Note 6	0	-	ns
TCK Period	t_{TCK}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ IEEE 1149.1 Test Access Port Timing Note 6	50	-	ns
TDI, TSM Setup before TCK High	t_{STAP}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ IEEE 1149.1 Test Access Port Timing Note 6	5	-	ns
TDI, TSM Hold after TCK High	t_{HTAP}	-	$V_{DD} = 4.5V$ $V_{SS} = 0V$ IEEE 1149.1 Test Access Port Timing Note 6	6	-	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions	Limits		Units
				Min	Max	
System Inputs Setup before TCK High	t _{SSYS}	-	V _{DD} = 4.5V V _{SS} = 0V IEEE 1149.1 Test Access Port Timing Note 6	7	-	ns
System Inputs Hold after TCK High	t _{HSYS}	-	V _{DD} = 4.5V V _{SS} = 0V IEEE 1149.1 Test Access Port Timing Note 6	9	-	ns
TRST Pulse Width	t _{TRSTW}	-	V _{DD} = 4.5V V _{SS} = 0V IEEE 1149.1 Test Access Port Timing Note 6	200	-	ns
TDO Delay from TCK Low	t _{DTDO}	-	V _{DD} = 4.5V V _{SS} = 0V IEEE 1149.1 Test Access Port Timing Note 6	-	15	ns
System Outputs Delay from TCK Low	t _{DSYS}	-	V _{DD} = 4.5V V _{SS} = 0V IEEE 1149.1 Test Access Port Timing Note 6	-	26	ns

NOTES:

- Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- Functional tests shall be performed at each supply voltage with f_{CK} = 20MHz, t_r = t_f ≤ 5ns, Duty cycle 50%, with timings per specified limits and V_{OL} ≤ 1.45V, V_{OH} ≥ 1.55V. Unless otherwise specified, all timings per the timing diagrams specified herein shall be verified.
- The pins to be tested for the given characteristic are per the following lists:
 - PMD₄₇₋₀, PMACK, PMTS, DMD₃₉₋₀, DMACK, DMTS, IRQ₃₋₀, FLAG₃₋₀, BR, TMS, TDI.
 - CLKIN, TCK.
 - PMA₂₃₋₀, PDM₄₇₋₀, PMS₁₋₀, PMRD, PMWR, PMPAGE, DMA₃₁₋₀, DMD₃₉₋₀, DMS₃₋₀, DMRD, DMWR, DMPAGE, FLAG₃₋₀, TIMEXP, BG.
 - PMACK, PMTS, DMACK, DMTS, IRQ₃₋₀, BR, CLKIN, RESET, TCK.
 - TMS, TDI, TRST.
 - PMA₂₃₋₀, PDM₄₇₋₀, PMS₁₋₀, PMRD, PMWR, PMPAGE, DMA₃₁₋₀, DMD₃₉₋₀, DMRD, DMWR, DMPAGE, FLAG₃₋₀, TDO.
 - RESET, TRST

4. Tested go-no-go during functional tests.
5. Guaranteed but not tested.
6. Timing characteristics are tested go-no-go during functional tests.

x = PM or DM.

Address = PMA₂₃₋₀, DMA₃₁₋₀

Data = PMD₄₇₋₀, DMD₃₉₋₀

Select = PMS₁₋₀, DMS₃₋₀

2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at $T_{amb} = +125 (+0 -5)^{\circ}\text{C}$ and $T_{amb} = -55 (+5 -0)^{\circ}\text{C}$.

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}\text{C}$.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

Characteristics	Symbols	Limits			Units
		Drift Value Δ	Absolute		
			Min	Max	
Supply Current (Internal)	I_{DDIN}	± 43	-	430	mA
Supply Current (Idle)	I_{DDIDLE}	± 15	-	150	mA
Low Level Input Current 1	I_{IL}	± 1	-10	-	μA
High Level Input Current	I_{IH}	± 1	-	10	μA
Output Leakage Current Third State (Low Level Applied)	I_{OZL}	± 1	-10	-	μA
Output Leakage Current Third State (High Level Applied)	I_{OZH}	± 1	-	10	μA
Low Level Output Voltage	V_{OL}	± 100	-	400	mV
High Level Output Voltage	V_{OH}	± 0.1	2.4	-	V

NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}\text{C}$.

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.



2.6 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+ 125 (+ 0, -3)	°C
Inputs PMD ₀ to PMD ₄₇	V_{IN}	V_{DD} , V_{SS} per Note 1	V
Input CLKIN	V_{IN}	V_{GEN1} (Note 2)	V
Input <u>RESET</u>	V_{IN}	V_{GEN2} (Note 2)	V
All other Inputs and Outputs	V_{IN} , V_{OUT}	V_{DD} (Note 3)	V
Pulse Voltage	V_{GEN1} , V_{GEN2}	0V to V_{DD}	V
Pulse Frequency Square Wave	f_{GEN1} f_{GEN2}	1.6M 50 50 ± 15% Duty Cycle $t_r = t_f \leq 5ns$	Hz
Positive Supply Voltage V_{DD} , EV_{DD}	V_{DD}	5 (+ 0.5, -0)	V
Negative Supply Voltage V_{SS} , EV_{SS}	V_{SS}	0	V

NOTES:

- The 48-bit (PMD₀ to PMD₄₇) input instruction code shall be configured as follows. Each input shall be connected through a 4.7kΩ ± 10% protection resistor.

Input	Condition	Input	Condition	Input	Condition	Input	Condition
PMD ₀	V_{SS}	PMD ₁₂	V_{SS}	PMD ₂₄	V_{SS}	PMD ₃₆	V_{DD}
PMD ₁	V_{SS}	PMD ₁₃	V_{DD}	PMD ₂₅	V_{SS}	PMD ₃₇	V_{DD}
PMD ₂	V_{SS}	PMD ₁₄	V_{DD}	PMD ₂₆	V_{DD}	PMD ₃₈	V_{SS}
PMD ₃	V_{SS}	PMD ₁₅	V_{DD}	PMD ₂₇	V_{DD}	PMD ₃₉	V_{SS}
PMD ₄	V_{SS}	PMD ₁₆	V_{SS}	PMD ₂₈	V_{DD}	PMD ₄₀	V_{SS}
PMD ₅	V_{DD}	PMD ₁₇	V_{SS}	PMD ₂₉	V_{DD}	PMD ₄₁	V_{SS}
PMD ₆	V_{SS}	PMD ₁₈	V_{SS}	PMD ₃₀	V_{DD}	PMD ₄₂	V_{SS}
PMD ₇	V_{SS}	PMD ₁₉	V_{DD}	PMD ₃₁	V_{DD}	PMD ₄₃	V_{SS}
PMD ₈	V_{SS}	PMD ₂₀	V_{DD}	PMD ₃₂	V_{DD}	PMD ₄₄	V_{DD}
PMD ₉	V_{SS}	PMD ₂₁	V_{SS}	PMD ₃₃	V_{DD}	PMD ₄₅	V_{DD}
PMD ₁₀	V_{DD}	PMD ₂₂	V_{DD}	PMD ₃₄	V_{SS}	PMD ₄₆	V_{SS}
PMD ₁₁	V_{DD}	PMD ₂₃	V_{DD}	PMD ₃₅	V_{DD}	PMD ₄₇	V_{SS}

- CLKIN and RESET shall each be connected through a 1kΩ ± 10% protection resistor.
- All other inputs and outputs shall be connected through a 10kΩ ± 10% protection resistor/load.

2.7 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

2.8 TOTAL DOSE RADIATION TESTING

2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the purchase order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+22 ±3	°C
Inputs PMD ₀ to PMD ₄₇	V_{IN}	V_{SS} (Note 1)	V
Input CLKIN	V_{IN}	V_{GEN}	V
Input RESET	V_{IN}	V_{DD} (Note 1, 2)	V
All other Inputs and Outputs	V_{IN}, V_{OUT}	V_{DD} (Note 1)	V
Pulse Voltage	V_{GEN}	0V to V_{DD}	V
Pulse Frequency Square Wave	f_{GEN}	7M 50 ± 15% Duty Cycle $t_r = t_f \leq 5ns$	Hz
Positive Supply Voltage I_{VDD}, EV_{DD}	V_{DD}	5 (+0.5, -0)	V
Negative Supply Voltage I_{VSS}, EV_{SS}	V_{SS}	0	V

NOTES:

1. Input protection resistor = Output load = 4.7kΩ ± 10%.
2. RESET is pulsed low (V_{SS}) for at least 200ns at power up then held at V_{DD} .

2.8.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}\text{C}$.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

Characteristics	Symbols	Limits		Units
		Min	Max	
Supply Current (Internal)	I_{DDIN}	-	450	mA
Supply Current (Idle)	I_{DDIDLE}	-	150	mA
Low Level Input Current 1	I_{IL}	-10	-	μA
Low Level Input Current 2	I_{ILT}	-350	-	μA
High Level Input Current	I_{IH}	-	10	μA
Output Leakage Current Third State (Low Level Applied)	I_{OZL}	-10	-	μA
Output Leakage Current Third State (High Level Applied)	I_{OZH}	-	10	μA
Low Level Output Voltage	V_{OL}	-	400	mV
High Level Output Voltage	V_{OH}	2.4	-	V