

Pages 1 to 17

TRANSISTORS, POWER, MOSFET, N-CHANNEL, RAD-HARD

BASED ON TYPE STRH40N6

ESCC Detail Specification No. 5205/024

Issue 1	June 2011
---------	-----------





LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2011. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION



TABLE OF CONTENTS

<u>1.</u>	GENERAL	<u>5</u>
1.1	Scope	5
1.2	Applicable Documents	5
1.3	Terms, Definitions, Abbreviations, Symbols and Units	5
1.4	The ESCC Component Number and Component Type Variants	5
1.4.1	The ESCC Component Number	5 5
1.4.2	Component Type Variants	5
1.5	Maximum Ratings	5
1.6	Physical Dimensions and Terminal Identification	8
1.7	Functional Diagram	9
1.8	Materials and Finishes	9
<u>2.</u>	REQUIREMENTS	<u>9</u>
2.1	General	9
2.1.1	Deviations from the Generic Specification	9
2.1.1.1	Deviations from Screening Tests - Chart F3	9
2.1.1.2	Deviations from Qualification and Periodic Tests - Chart F4	9
2.2	Wafer Lot Acceptance	10
2.3	Marking	10
2.4	Electrical Measurements at Room, High and Low Temperatures	10
2.4.1	Room Temperature Electrical Measurements	10
2.4.2	High and Low Temperatures Electrical Measurements	11
2.4.3	Notes to Room, High and Low Electrical Measurements	12
2.5	Parameter Drift Values	12
2.6	Intermediate and End-Point Electrical Measurements	13
2.7	High Temperature Reverse Bias Burn-in Conditions	13
2.8	High Temperature Forward Bias Burn-in Conditions	14
2.9	Operating Life Conditions	14
2.10	Total Dose Radiation Testing	14
2.10.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	15
2.10.2	Electrical Measurements for Total Dose Radiation Testing	15
APPENDIX	(, 'A'	16



1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 5000
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 <u>The ESCC Component Number</u>

The ESCC Component Number shall be constituted as follows:

Example: 520502401F

Detail Specification Reference: 5205024Component Type Variant Number: 01

Total Dose Radiation Level Letter: F (as required)

1.4.2 <u>Component Type Variants</u>

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter	
01	STRH40N6	SMD.5	Q14	2	F [50kRAD(Si)]	

The terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.



Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Drain-Source Voltage	V _{DS}	60	V	Over T _{op} V _{GS} =0V Note 2
Gate-Source Voltage	V _{GS}	±20	V	Over T _{op}
Drain Current	I _{DS}	30	А	Continuous At T _{case} ≤+25°C Note 1
		19	A	Continuous At T _{case} >+100°C Note 1
Drain Current (Pulsed)	I _{DM}	120	Α	Note 2
Power Dissipation	P _{tot}	66	W	At T _{case} ≤ +25°C Note 1
Avalanche Energy (Single Pulse)	E _{AS}	354 105	mJ	V_{DS} =40V I_A =20A T_j =+25±3°C T_j =+110(+0 -5)°C
Avalanche Energy (Repetitive Pulse)	E _{AR}	5.8 1.9	mJ	V_{DS} =40V I_A =15A f=100kHz, Duty Cycle = 10% T_j =+25±3°C T_j =+110(+0 -5)°C
Operating Temperature Range	T _{op}	-55 to +150	°C	Note 3
Junction Temperature	Tj	+150	°C	
Storage Temperature Range	T _{stg}	-55 to +150	°C	Note 3
Soldering Temperature	T _{sol}	+260	°C	Note 4
Thermal Resistance, Junction-to-Heat Sink	R _{th(j-s)}	1.88	°C/W	Note 5
Thermal Resistance, Junction-to-Ambient	R _{th(j-a)}	50	°C/W	Note 2

NOTES:

1. I_{DS} and P_{tot} ratings are in accordance with $R_{th(j-s)}$. The maximum theoretical I_D limit at $T_{case} > +25^{\circ}$ C can be obtained by using the following formula (I_D is limited by the package and




device construction):

$$I_{D} = \sqrt{\frac{T_{j}(max) - T_{case}}{(R_{th(j-s)}) \times (r_{DS(on)}at T_{j}(max))}}$$

Where $(r_{DS(on)} \text{ at } T_j(max)) = 94.5 m\Omega$. For $T_{case} > +25^{\circ}C$, the Power Dissipation derates linearly to 0W at $T_{case} = +150^{\circ}C$. Safe Operating Area applies as follows:


Maximum Safe Operating Area



- For Variants with hot solder dip lead finish all testing and any handling performed at $T_{amb} > +125$ °C shall be carried out in a 100% inert atmosphere.
- 4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- Package is mounted on an infinite heatsink.



1.6 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION Surface Mount Package (SMD.5) - 3 Terminal



Symbols	Dimension	Notes	
Symbols	Min	Max	Notes
A	2.84	3.15	
A1	0.25	0.51	
b	7.13	7.39	
b1	5.58	5.84	
b2	2.28	2.54	2
b3	2.92	3.18	2
D	10.03	10.28	
D1	0.76	-	2
Е	7.39	7.64	
е	1.91 BSC		2


NOTES:

- 1. The terminal identification is specified by the component's geometry. See Functional Diagram for the terminal connections.
- 2. 2 places.



1.7 FUNCTIONAL DIAGRAM

Terminal 1: Gate
Terminal 2: Source
Terminal 3: Drain



NOTES:

1. The lid is not connected to any terminal.

1.8 MATERIALS AND FINISHES

Materials and finishes shall be as follows:

- a) Case
 - The case shall be hermetically sealed and have a ceramic body with a kovar lid.
- b) Terminals

As specified in Component Type Variants.

2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 Deviations from Screening Tests - Chart F3

- Verification of Safe Operating Area
 The Safe Operating Area shall be verified by performing the ΔV_{SD} test specified in Room
 Temperature Electrical Measurements (Thermal Resistance, Junction-to-Heat Sink).
- A High Temperature Forward Bias test shall be performed instead of Power Burn-in.

2.1.1.2 Deviations from Qualification and Periodic Tests - Chart F4

Terminal Strength is not applicable.



2.2 WAFER LOT ACCEPTANCE

A SEM inspection shall be performed as specified in the ESCC Generic Specification.

2.3 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) The ESCC Qualified Component symbol (for ESCC qualified components only).
- (b) The ESCC Component Number.
- (c) Traceability information.

2.4 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given after the tables.

2.4.1 Room Temperature Electrical Measurements

Unless otherwise specified, the measurements shall be performed at T_{amb} =+22 $\pm 3^{\circ}$ C.

Characteristics	Symbols MIL-STD-750	Test Conditions	Limits		Units	
		Test Method		Min	Max	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	3407	V _{GS} =0V, I _D =1mA Bias condition C	60	-	V
Gate-to-Source Leakage Current 1	I _{GSS1}	3411	V _{GS} =20V, V _{DS} =0V Bias condition C	-	100	nA
Gate-to-Source Leakage Current 2	I _{GSS2}	3411	V _{GS} =-20V, V _{DS} =0V Bias condition C	-100	-	nA
Drain Current	I _{DSS}	3413	V _{DS} =48V, V _{GS} =0V Bias condition C	-	10	μΑ
Gate-to-Source Threshold Voltage	V _{GS(th)}	3403	V _{DS} ≥V _{GS} I _D =1mA	2	4.5	V
Static Drain-to- Source On Resistance	r _{DS(on)}	3421	V _{GS} =12V, I _D =15A Note 1	-	45	mΩ
Source-to-Drain Diode Forward Voltage	V _{SD}	4011	V _{GS} =0V, I _{SD} =30A Note 1	-	1.5	V
Thermal Resistance, Junction-to-Heat Sink	R _{th(j-s)}	3161	Note 2	-	1.88	°C/W





Characteristics			Test Conditions	Lin	nits	Units	
		Test Method		Min	Max		
Input Capacitance	C _{iss}	3431	V _{GS} =0V, V _{DS} =25V f=1MHz	1312	1968	pF	
Output Capacitance	C _{oss}	3453		281	421	pF	
Reverse Transfer Capacitance	C _{rss}	3433		111	167	pF	
Total Gate Charge	Qg	3471	V _{GS} =12V, V _{DS} =30V I _D =40A	35	52	nC	
Gate-to-Source Charge	Q_{gs}			9	13	nC	
Gate-to-Drain Charge	Q_{gd}			12	18	nC	
Turn-on Delay Time	t _{d(on)}	3472	V _{GS} =12V, V _{DS} =30V I _D =20A	13	19	ns	
Rise Time	t _r		$R_G=4.7\Omega$	26	39	ns	
Turn-off Delay Time	t _{d(off)}				18	27	ns
Fall Time	t _f			10	15	ns	
Reverse Recovery Time	t _{rr}	3473	V_{DS} =48V, I_{SD} =40A di/dt=100A/ μ s T_{j} =+25 \pm 3°C	288	432	ns	

2.4.2 <u>High and Low Temperatures Electrical Measurements</u>

Characteristics	Symbols MIL-STD-750	Test Conditions	Limits		Units	
		Test Method	Note 3	Min	Max	
Gate-to-Source Leakage Current 1	I _{GSS1}	3411	V _{GS} =20V, V _{DS} =0V Bias condition C T _{case} =+125(+0-5)°C	-	200	nA
Gate-to-Source Leakage Current 2	I _{GSS2}	3411	V _{GS} =-20V, V _{DS} =0V Bias condition C T _{case} =+125(+0-5)°C	-200	-	nA
Drain Current	I _{DSS}	3413	V _{DS} =48V, V _{GS} =0V Bias condition C T _{case} =+125(+0-5)°C	-	100	μА
Gate-to-Source Threshold Voltage	V _{GS(th)}	3403	$V_{DS} \ge V_{GS}$ $I_D = 1 \text{mA}$ $T_{case} = +125(+0-5)^{\circ}\text{C}$	1.5	3.7	V

Characteristics	Symbols MIL-STD-750		Test Conditions	Lin	Units	
		Test Method	Note 3	Min	Max	
			V _{DS} ≥V _{GS} I _D =1mA T _{case} =-55(+5-0)°C	2.1	5.5	V
Static Drain-to- Source On Resistance	r _{DS(on)}	3421	V _{GS} =12V, I _D =15A T _{case} =+125(+0-5)°C Note 1	-	76	mΩ
Source-to-Drain Diode Forward Voltage	V _{SD}	4011	V _{GS} =0V, I _{SD} =30A T _{case} =+125(+0-5)°C Note 1	-	1.275	V

2.4.3 Notes to Room, High and Low Electrical Measurements

- 1. Pulsed measurement: Pulse Width \leq 680 μ s, Duty Cycle \leq 2%.
- 2. The $R_{th(j-s)}$ limit is guaranteed by performing a ΔV_{SD} (go-no-go) test. The following test conditions and limits shall apply:
 - V_{DS} = 3V
 - $I_D = 18.33A$
 - $I_{cal}^- = 10mA$
 - $t_{pulse} = 20ms$
 - $t_{cal} = 50 \mu s$

 $V_{SD} = 100 \text{mV}$ minimum, 190 mV maximum

3. Read and record measurements shall be performed on a sample of 5 components with 0 failures allowed. Alternatively a 100% inspection may be performed.

2.5 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{amb} =+22 $\pm 3^{o}$ C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.



Characteristics	Symbols		Units		
		Drift	Abs	olute	
		Value Δ	Min	Max	
Gate-to-Source Leakage Current 1	I _{GSS1}	±50 or (1) ±100%	-	100	nA
Gate-to-Source Leakage Current 2	I _{GSS2}	±50 or (1) ±100%	-100	-	nA
Drain Current	I _{DSS}	±4 or (1) ±100%	-	10	μА
Gate-to-Source Threshold Voltage	V _{GS(th)}	±5%	2	4.5	V
Static Drain-to-Source On Resistance	r _{DS(on)}	±10%	-	45	mΩ

NOTES:

1. Whichever is the greater referred to the initial value.

2.6 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at T_{amb} =+22 $\pm 3^{\circ}$ C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits		Units
		Min	Max	
Drain Current	I _{DSS}	-	10	μΑ
Gate-to-Source Threshold Voltage	V _{GS(th)}	2	4.5	V
Static Drain-to-Source On Resistance	r _{DS(on)}	-	45	mΩ

2.7 <u>HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS</u>

HTRB Burn-in shall be performed in accordance with MIL-STD-750, Test Method 1042, Test Condition A with the following conditions:



Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150(+0-5)	°C
Drain-to-Source Voltage	V _{DS}	48	V
Gate-to-Source Voltage	V _{GS}	0	V
Duration	t	240 minimum	Hours

2.8 <u>HIGH TEMPERATURE FORWARD BIAS BURN-IN CONDITIONS</u>

HTFB Burn-in shall be performed in accordance with MIL-STD-750, Test Method 1042, Test Condition B with the following conditions:

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150(+0-5)	°C
Drain-to-Source Voltage	V _{DS}	0	V
Gate-to-Source Voltage	V _{GS}	16	V
Duration	t	48 minimum	Hours

2.9 OPERATING LIFE CONDITIONS

Operating Life shall consist of High Temperature Reverse Bias in accordance with MIL-STD-750, Test Method 1042, Test Condition A, followed by High Temperature Forward Bias in accordance with MIL-STD-750, Test Method 1042, Test Condition B. The test conditions are as follows:

High Temperature Reverse Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150(+0-5)	°C
Drain-to-Source Voltage	V _{DS}	48	V
Gate-to-Source Voltage	V_{GS}	0	V
Duration	t	1000 minimum	Hours

High Temperature Forward Bias Conditions

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+150(+0-5)	°C
Drain-to-Source Voltage	V _{DS}	0	V
Gate-to-Source Voltage	V _{GS}	16	V
Duration	t	1000 minimum	Hours

2.10 TOTAL DOSE RADIATION TESTING

All lots shall be irradiated in accordance with ESCC Basic Specification No. 22900, standard dose rate (window 1: 3.6kRAD to 36kRAD per hour).



2.10.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

The following bias condition (worst-case) shall be used for Total Dose Radiation Testing at T_{amb} =22 $\pm3^{\circ}$ C:

With V_{GS} bias = +15V and V_{DS} = 0V during irradiation.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

2.10.2 <u>Electrical Measurements for Total Dose Radiation Testing</u>

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at $T_{amb} = 22\pm3^{\circ}C$.

Unless otherwise specified the test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during irradiation testing, on completion of irradiation testing, after 24 hours anneal at Room Temperature and after 168 hours anneal at +100±3°C are shown below.

Characteristics	Symbols	Lir	Units		
		Drift Values	Absolute		
		(Δ)	Min	Max	
Drain-to-Source Voltage Note 1	V _{DSS}	-20% Note 2	N	/A	V
Gate-to-Source Leakage Current 1	l _{GSS1}	+1.5	-	100	nA
Gate-to-Source Leakage Current 2	I _{GSS2}	-1.5	-100	-	nA
Drain Current	I _{DSS}	+20	-	10	μΑ
Gate-to-Source Threshold Voltage	V _{GS(th)}	-60% / +20%	2	4.5	V
Static Drain-to-Source On Resistance	r _{DS(on)}	±10%	-	45	mΩ
Source-to-Drain Diode Forward Voltage	V _{SD}	±5%	-	1.5	V
Total Gate Charge	Q_g	-5% / +50%	35	52	nC
Gate-to-Source Charge	Q _{gs}	±35%	9	13	nC
Gate-to-Drain Charge	Q _{gd}	-5% / +110%	12	18	nC

NOTES:

- 1. Drain-to-Source Voltage measurements shall be made in accordance with MIL-STD-750, Test Method 3405, with V_{GS} = 0V and I_D = 1mA.
- Referred to an initial Drain-to-Source Voltage measurement made prior to the commencement of Total Dose Radiation Testing.



APPENDIX 'A'

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Room Temperature Electrical Measurements	The AC characteristics C_{iss} , C_{oss} , C_{rss} , Q_g , Q_{gs} , Q_{gd} , $t_{d(on)}$, t_r , $t_{d(off)}$, t_f and t_{rr} may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot in accordance with STMicroelectronics procedure 8212069, which includes AC (C_{iss} , C_{oss} , C_{rss} , Q_g , Q_{gs} , Q_{gd} , $t_{d(on)}$, t_r , $t_{d(off)}$, t_f and t_{rr}) characteristic measurements per the Detail Specification. A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from Electrical Measurements for Total Dose Radiation Testing	The AC characteristics Q_g , Q_{gs} and Q_{gd} need not be measured because they are guaranteed by the results obtained by STMicroelectronics during the evaluation phase which proved these characteristics are directly correlated to the $V_{GS(th)}$ shift.
Deviations from Screening Tests - Chart F3	Solderability is not applicable unless specifically stipulated in the Purchase Order.

ADDITIONAL DATA - STMICROELECTRONICS (F)

NB: Heavy ions characterisation has been carried out on STRH100N6 devices. The STRH40N6 is based on the same technology and the same epitaxy. The results obtained on the STRH100N6 are considered transposable to the STRH40N6.

(a) Derating for Space Application

These components are susceptible to Single Event Gate Rupture if operated in a space environment unless the following derating is applied. The derating for space applications was originally obtained on STRH100N6 devices under the following test conditions. The testing was performed in a vacuum at UCL (Louvain-la-Neuve, Belgium):

Ion used = Kr

LET = $32 (MeV / (mg/cm^2))$

Energy = 768 MeVRange = $94 \mu \text{m}$

$$\begin{split} &V_{DS} \leq 60V & \text{when} & V_{GS} = 0V, \\ &V_{DS} \leq 48V & \text{when} & V_{GS} = -2V, \\ &V_{DS} \leq 15V & \text{when} & V_{GS} = -15V \end{split}$$



Single Event Effect Safe Operating Area for STRH100N6

