

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# DUAL, BIPOLAR OPERATIONAL AMPLIFIERS,

# BASED ON TYPE LM 747

# ESCC Detail Specification No. 9101/008

# ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 39

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# DUAL, BIPOLAR OPERATIONAL AMPLIFIERS,

# **BASED ON TYPE LM 747**

# ESA/SCC Detail Specification No. 9101/008

# space components coordination group

		Approved by		
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 2	November 1981	-	-	
Revision 'A'	July 1984	-	1 0 6	
Revision 'B'	December 1991	Formance	telation	
Revision 'C'	July 1993	Paraments	1. dato	



PAGE 2

ISSUE 2

# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		DCR 21016 for adapt	tes all modifications agreed on the basis of Policy otion to new qualification requirements and Policy es to Detail Specifications)	
Ά'	Jul. '84	P7. Table 1(a)       1         P15. Para. 2       1         P17. Para. 4.4.2       1         P21. Table 2       1         P25. Table 3(a)       1         P28. Table 3(b)       1         P33. Figure 4(g)       1	<ul> <li>Table 6 title amended</li> <li>Lead Material and Finish redefined</li> <li>MIL-STD-1276 deleted</li> <li>Rewritten</li> <li>Test 34 to 35, variant 12 changed to 10</li> <li>As Table 2</li> <li>As Table 2</li> <li>Note 1 corrected</li> <li>Units of Test 34 to 35 corrected</li> </ul>	None None 23121 21025 21025 23125 23121 23121 23121 23121 23121
'В'	Dec. '91	P15. Para. 4.2.2 P16. Para. 4.2.4 Para. 4.2.5	Para. 4.3.3 deleted Deviation deleted, "None" added Deviation deleted, "None" added Deviation deleted, "None" added Paragraph deleted	None None 21048 22919 22919 22921
,С,	Jul. '93	P7. Table 1(a) P8. Table 1(b)	<ul> <li>Page added</li> <li>Table standardised</li> <li>Variant "13" added</li> <li>Note 1, G<sup>1</sup> amended to G<sup>2</sup></li> <li>No. 4, Variant "13" added to "Type Variants 05-08" in Characteristics</li> <li>Note 2, Variant "13" added to "Type Variants 05 to 08"</li> </ul>	None None 22975 22975 22975 22975 22975 22975



Rev 'C'

# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		<ul> <li>P16. Para. 4.3.2</li> <li>P17. Para. 4.4.2</li> <li>Para. 4.5.2</li> <li>P21. Table 2</li> <li>P25. Table 3(a)</li> <li>P28. Table 3(b)</li> <li>P39. Table 6</li> <li>Variant "13" added to "Type Variants 05 to 08"</li> <li>Variant "13" added to "Type Variants 05 to 08"</li> <li>P21. Table 2</li> <li>Nos. 34 to 35, Characteristics amended to read "09, 10 and 13"</li> <li>P25. Table 3(a)</li> <li>P28. Table 3(b)</li> <li>P29. Table 6</li> <li>Nos. 34 to 35, Characteristics amended to read "09, 10 and 13"</li> <li>P39. Table 6</li> </ul>	22975
		This specification has been transferred from hardcopy to electronic format. The content is unchanged but minor differences in presentation exist.	

		ESA/SCC Detail Specification No. 9101/008	Rev. 'B'	PAGE 3 ISSUE 2
		TABLE OF CONTENTS		Page
1.	GENERAL			<u>Fage</u> 6
1.1	Scope			6
1.2	Component Type Varia	nts		6
1.3	Maximum Ratings			6
1.4	Parameter Derating Info	ormation		6
1.5	Physical Dimensions			6
1.6	Pin Assignment			6
1.7	Truth Table			6
1.8 1.9	Circuit Schematic			6 6
1.9	Functional Diagram			D
2.	APPLICABLE DOCUM	IENTS		15
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND U	NITS	15
4.	REQUIREMENTS			15
4.1	General			15
4.2	Deviations from Generi			15
4.2.1	Deviations from Specia			15
4.2.2		roduction Tests (Chart II)		15
4.2.3	Deviations from Burn-ir			16
4.2.4		cation, Environmental and Endurance Tes	ts (Chart IV)	16
4.2.5 4.3	Mechanical Requireme	ceptance Tests (Chart V)		16 16
4.3 4.3.1	Dimension Check	nis		16
4.3.1	Weight			16
4.4	Materials and Finishes			16
4.4.1	Case			17
4.4.2	Lead Material and Finis	h		17
4.5	Marking			17
4.5.1	General			17
4.5.2	Lead Identification			17

ESA/SCC Detail Specification No. 9101/008 PAGE 4 ISSUE 2
---

		Page
4.5.3	The SCC Component Number	17
4.5.4	Traceability Information	17
4.5.5	Marking of Small Components	18
4.6	Electrical Characteristics	18
4.6 <i>.</i> 1	Electrical Measurements at Room Temperature	18
4.6.2	Electrical Measurements at High and Low Temperatures	18
4.6.3	Circuits for Electrical Measurements	18
4.7	Burn-in Tests	18
4.7.1	Parameter Drift Values	18
4.7.2	Conditions for H.T.R.B. and Burn-in	19
4.7.3	Electrical Circuits for H.T.R.B. and Burn-in	19
4.8	Environmental and Endurance Tests	38
4.8.1	Electrical Measurements on Completion of Environmental Tests	38
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	38
4.8.3	Electrical Measurements on Completion of Endurance Tests	38
4.8.4	Conditions for Operating Life Tests	38
4.8.5	Electrical Circuits for Operating Life Tests	38
4.8.6	Conditions for High Temperature Storage Test	38

# TABLES

1(a)	Type Variants	7
1(b)	Maximum Ratings	8
2	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	36
5	Conditions for Burn-in	36
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate	39
	Points and on Completion of Environmental Testing	

ESA/SCC Detail Specification No. 9101/008	PAGE ISSUE	5 2
	Ē	Page

#### **FIGURES**

1	Device Dissipation Derating with Temperature	9
2	Physical Dimensions	10
3(a)	Pin Assignment	13
3(b)	Truth Table	N/A
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	14
4(a)	Input Offset Voltage	30
4(b)	Input Offset Current	30
4(c)	Input (Plus) Bias Current	31
4(d)	Input (Minus) Bias Current	31
4(e)	Supply Current	32
4(f)	Short Circuit Output Current	32
4(g)	Output Voltage Swing and Open Loop Voltage Gain	33
4(h)	Power Supply Rejection Ratio	33
4(i)	Common Mode Rejection Ratio	34
4(j)	Dynamic Test Measurement Circuit	35
5	Electrical Circuit for Burn-in and Operating Life Test	37

APPENDICES (Applicable to specific Manufacturers only) None.



#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, dual, bipolar operational amplifier, based on Type LM 747. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION

As per Figure 1.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE (FIGURE 3(b))</u> Not applicable.
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).



PAGE 7

Rev. 'C'

ISSUE 2

# TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND FINISH	NOTE
01	FLAT	2(a)	D2	
02	FLAT	2(a)	D3 or D4	
03	FLAT	2(a)	D2	1
04	FLAT	2(a)	D3 or D4	1
05	TO100	2(b)	D2	
06	TO100	2(b)	D3 or D4	
07	TO100	2(b)	D2	1
08	TO100	2(b)	D3 or D4	1
09	DIL	2(c)	D2	
10	DIL	2(c)	D3 or D4	
11	DIL	2(c)	D2	1
12	DIL	2(c)	D3 or D4	1
13	TO100	2(b)	D9	

**NOTES** 1. G and G' internally connected.



ISSUE 2

8

PAGE

#### TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage Range	V <sub>S</sub>	±22	V	
2	Differential Input Voltage Range	V <sub>ID</sub>	±30	V	
3	Input Voltage Range	VI	± 15	V	Note 1
4	Device Power Dissipation, Both amplifiers - Type Variants 01-04 - Type Variants 05-08,13 - Type Variants 09-12	P <sub>DISS</sub>	800	mW	Note 2 Note 3 Note 4
5	Output Short Circuit Duration	-	Indefinite		Note 5
6	Operating Temperature Range	T <sub>amb</sub>	- 55 to + 125	°C	
7	Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C	
8	Soldering Temperature	T <sub>sol</sub>	+ 300	°C	Note 6
9	Junction Temperature	Тj	+ 150	°C	


### **NOTES**

1. If the supply voltage is less than + 15V, the maximum input voltage is equal to the supply voltage.


2. Derate above  $T_{amb}$  = +76°C at 5.41mW/°C.

3. Derate above  $T_{amb}$  = +90°C at 6.67mW/°C.

- 4. Derate above  $T_{amb}$  = +110°C at 10mW/°C.
- 5. Continuous short circuit is allowed for an ambient temperature of +70°C and a case temperature of +125°C.
- 6. Duration: 2 to 5 seconds.



# FIGURE 1 - DEVICE DISSIPATION DERATING WITH TEMPERATURE (PER AMPLIFIER)




#### **NOTES**

3. Derating for type variants 09 to 12.

<sup>1.</sup> Derating for type variants 01 to 04.

<sup>2.</sup> Derating for type variants 05 to 08 and 13.



SYMBOL	MILLIM	ETRES	INCHES		NOTES
STMBUL	MIN.	MAX.	MIN.	MAX.	NOTES
A	-	6.985	-	0.275	
С	-	2.032	-	0.080	
D	0.381	0.482	0.015	0.019	
F	0.101	0.152	0.004	0.006	
G	1.143	1.397	0.045	0.055	1
н	-	-	0.020	0.040	
К	6.032	6.299	0.2375	0.2480	
L	19.05	19.558	0.750	0.770	
N	0.444	0.876	0.0175	0.0345	


K

H→| |←


## NOTES


- 1. The space between terminals has to be measured at a distance of 0.76mm maximum (0.030 inch) from where the terminals emerge from the case.
- 2. Pin 1 index shall be within the area shown.

TOP VIEW



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





SYMBOL	N	1ILLIMETRES	3		INCHES		DEGR.	NOTES
STWBUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	NOM.	NOTES
Øa	-	5.84 (*)	-	-	0.230 (*)	-		1
A	4.20	-	4.69	0.165	-	0.185		
Øb2	0.407	-	0.508	0.016	-	0.020		
Øb3	-	-	0.53	-	-	0.021		
ØD	8.51	-	9.39	0.335	-	0.370		
ØD1	7.75	-	8.50	0.305	-	0.335		
F	-	-	1.27	-	-	0.050		
h	0.23	· -	1.01	0.009	-	0.040		
j	0.712	0.787	0.863	0.028	0.031	0.034		
k	0.74	-	1.14	0.029	-	0.045		2
L	12.70	-	-	0.500	-	-		
L1	-	-	1.27	-	-	0.050		
L2	6.35	-	-	0.250	-	-		
L3	12.70	-	-	0.500	-	-		
Øм	3.56		4.06	0.140	-	0.160		
N	-	-	1.01	0.010	-	0.040		
۵							36° (*)	1

#### **NOTES**


- 1. The section of each terminal, from a distance of 1.37mm (0.054 inch) to the reference plane, shall be located in a ring whose diameter is 0.99mm (0.039 inch), centred on the accurate geometrical point defining the terminal axis.
- 2. Measured from the D diameter.
- 3. Reference plane.
- 4. Base plane.
- 5. Reference index of Pin 10.

\* = accurate geometrical location.

The metric dimensions are calculated from the original dimensions in inches.



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)




drawing —	Z I ♣		• ¯ e ¯ e ¯ ► <b>← ►</b> ← ►	z ←	$\Psi$			drawing	g (Note 1
SYMBOL	N	<b>IILLIMETRE</b>	S		INCHES		DEG	REES	NOTER
STIVIDUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	MAX.	NOTES
A	-	-	5.08	-	-	0.200			
A1	0.51	-	-	0.020	-	-			
В	-	-	1.77	-	-	0.070			1
b	0.381	-	0.508	0.015	-	0.020			1
с	0.204	-	0.304	0.008	-	0.012			
E	-	6.3	-	-	0.25	-			
е	-	2.54 *	-	-	0.100 *	-			2
e1	-	7.62 *	-	-	0.300 *	-			3
L	2.5	-	3.9	0.098	-	0.154			(a)
L1	-	-	0.76	-	-	0.030			
ME	7.62	-	8.25	0.300	-	0.325			3
Q1	-	-	2.03	-	-	0.080			
Z									4
θ							0	15	
n =	7×2								5
NOTEO									

#### **NOTES**


- 1. The lead profile is not required for transition from B to b. The outline of the extreme outputs in the case of F.105A may differ from that of the others, as shown in the Figure.
- 2. The space between leads is measured on the area L1.
- 3. Measured when the value of the angle  $\theta$  is zero.
- 4. Case F.105: Z between e/2 and e (1.27mm<Z<2.54mm). Case F.105A: Z less than e/2 (Z<1.27mm).
- 5. n = quantity of leads.
- 6. Area for visible reference mark on top face.
- 7. Base plane.
- \* = accurate geometrical location.
- (a) Recommended dimensions for the future: minimum 3.0mm (0.122 inch).

maximum 3.9mm (0.154 inch).

The metric dimensions are calculated from the original dimensions in inches.




## FIGURE 3(a) - PIN ASSIGNMENT



TOP VIEW

DUAL-IN-LINE PACKAGE





TOP VIEW

## FIGURE 3(b) - TRUTH TABLE


Not applicable.

#### FIGURE 3(c) - CIRCUIT SCHEMATIC (FOR INFORMATION ONLY)





# FIGURE 3(d) - FUNCTIONAL DIAGRAM



Repeated 2 times



Rev. 'B'

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

PSRR = Power Supply Rejection Ratio.OS = Overshoot.RT = Rise Time.

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

The following deviations from ESA/SCC Generic Specification No. 9000 shall apply:-

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.



#### 4.2.3 Deviations from Burn-in Tests (Chart III)

Subpara. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.

# 4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV) None.

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.

#### 4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be for:-

Variants 01 to 04:0.35 grammes.Variants 05 to 08 and 13:1.50 grammes.Variants 09 to 12:2.00 grammes.

#### 4.4 MATERIALS

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.



Rev. 'C'

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 Lead Material and Finish

The leads shall be Type 'D' with either Type '2', Type '3 or 4' or Type '9' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 <u>MARKING</u>

#### 4.5.1 General

The marking of components delivered to this specification shall be in accordance with ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

An index shall be located at the top of the package in the position defined in Note 2 of Figure 2 (Variants 01 to 04), Note 5 of Figure 2 (Variants 05 to 08 and 13) or Note 6 of Figure 2 (Variants 09 to 12). Alternatively, a tab may be used to identify Pin No. 1. The pin numbering shall be read with the index or tab on the left-hand side.

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>910100802B</u>
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as applicable)	

#### 4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with ESA/SCC Basic Specification No. 21700.



#### 4.5.5 Marking of Small Components

When it is considered that the component is too small to accommodate the marking as specified above, as much as space permits shall be marked. The order of precedence shall be as follows:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

The marking information in full shall accompany each component in its primary package.

#### 4.6 ELECTRICAL CHARACTERISTICS

#### 4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Tables 3(a) and 3(b). The measurements shall be performed at  $T_{amb}$  = +125(+0-5)°C and -55(+5-0)°C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.



#### 4.7.2 <u>Conditions for Burn-in</u>

The requirements for burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 Electrical Circuits for Burn-in

Circuits for use in performing the burn-in tests are shown in Figure 5 of this specification.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

	Q	0 set et	Test Method	Test	Meas'd	Test Conditions	Lin	nits	11
No.	Characteristics	Symbol	MIL-STD 883	Fig.	Value	(Note 1)	Min	Мах	Unit
1 to 2	Input Offset Voltage	V <sub>IO1</sub>	4001	4(a)	E <sub>1</sub> (V)	$+V_{CC} = +35V, -V_{CC} = -5.0V$ $V_{IN} = -15V$	-	5.0	mV
3 to 4	Input Offset Voltage	V <sub>IO2</sub>	4001	4(a)	E <sub>2</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -35V$ $V_{IN} = 15V$	-	5.0	mV
5 to 6	Input Offset Voltage	V <sub>IO3</sub>	4001	4(a)	E <sub>3</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -20V$ $V_{IN} = 0V$	-	5.0	mV
7 to 8	Input Offset Voltage	V <sub>IO4</sub>	4001	4(a)	E <sub>4</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -5.0V$ $V_{IN} = 0V$	-	5.0	mV
9 to 10	Input Offset Current	l <sub>IO1</sub>	4001	4(b)	E <sub>5</sub> (V)	+ V <sub>CC</sub> = + 35V, - V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = -15V	-	200	nA
11 to 12	Input Offset Current	I <sub>102</sub>	4001	4(b)	E <sub>6</sub> (V)	+ V <sub>CC</sub> = +5.0V, -V <sub>CC</sub> = -35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 15V	'n	200	nA
13 to 14	Input Offset Current	l <sub>IO3</sub>	4001	4(b)	E <sub>7</sub> (V)	+ $V_{CC}$ = + 20V, - $V_{CC}$ = - 20V R <sub>S</sub> = 20k $\Omega$ , $V_{IN}$ = 0V	-	200	nA
15 to 16	Input Offset Current	I <sub>104</sub>	4001	4(b)	E <sub>8</sub> (V)	+ V <sub>CC</sub> = +5.0V, -V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 0V	-	200	nA
17 to 18	Input (Plus) Bias Current	l +IB1	4001	4(c)	E <sub>9</sub> (V)	+ V <sub>CC</sub> = +35V, - V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = -15V	-	500	nA
19 to 20	Input (Plus) Bias Current	<sub>+ IB2</sub>	4001	4(c)	E <sub>10</sub> (V)	+ V <sub>CC</sub> = +5.0V, -V <sub>CC</sub> = -35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 15V	-	500	nA
21 to 22	Input (Plus) Bias Current	I +1B3	4001	4(c)	E <sub>11</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -35V$ R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	500	nA
23 to 24	Input (Plus) Bias Current	<sub>+1B4</sub>	4001	4(c)	E <sub>12</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -5.0V$ R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	500	nA
25 to 26	Input (Minus) Bias Current	I - IB1	4001	4(d)	E <sub>13</sub> (V)	+ V <sub>CC</sub> = +35V, - V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = -15V	-	500	nA
27 to 28	Input (Minus) Bias Current	I - 1B2	4001	4(d)	E <sub>14</sub> (V)	+ V <sub>CC</sub> = +5.0V, - V <sub>CC</sub> = -35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 15V	-	500	nA
29 to 30	Input (Minus) Bias Current	l –1B3	4001	4(d)	E <sub>15</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -20V$ R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	500	nA
31 to 32	Input (Minus) Bias Current	I −ıB4	4001	4(d)	E <sub>16</sub> (V)	+ V <sub>CC</sub> = +5.0V, -V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 0V	-	500	nA



Rev. 'C'

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			Test Method	Test	Meas'd	Test Conditions	Lin	nits	
No.	Characteristics	Symbol	MIL-STD 883	Fig.	Value	(Note 1)	Min	Мах	Unit
33	Power Supply Current Variants 03, 04, 07, 08, 11 and 12	ICC(-)1	4005	4(e)	ICC1	$+ V_{CC} = + 15V, - V_{CC} = - 15V$	-	5.6	mA
34 to 35	Power Supply Current Variants 01, 02, 05, 06, 09, 10 and 13	ICC(-)2	4005	4(e)	ICC2	+ V <sub>CC</sub> = + 15V, - V <sub>CC</sub> = - 15V	-	2.8	mA
36 to 37	Short Circuit Output Current (Plus)	l <sub>OS(+)</sub>	3011	4(f)	l <sub>os</sub>	$+ V_{CC} = + 15V, - V_{CC} = - 15V$ $V_{IN} = - 15V$ Note 2	- 45	- 9.0	mA
38 to 39	Short Circuit Output Current (Minus)	los(-)	3011	4(f)	los	+ $V_{CC}$ = + 15V, - $V_{CC}$ = - 15V V <sub>IN</sub> = + 15V Note 2	9.0	45	mA
40 to 41	Open Loop Voltage Gain (Plus)	+ A <sub>VS</sub>	4004	4(g)	E <sub>17</sub> (V)	+ V <sub>CC</sub> = + 20V, - V <sub>CC</sub> = - 20V V <sub>IN</sub> = - 15V, R <sub>L</sub> = 2.0kΩ	50	-	V/mV
42 to 43	Open Loop Voltage Gain (Minus)	- A <sub>VS</sub>	4004	4(g)	E <sub>18</sub> (V)	+ $V_{CC}$ = + 20V, - $V_{CC}$ = - 20V V <sub>IN</sub> = + 15V, R <sub>L</sub> = 2.0k $\Omega$	50	-	V/mV
44 to 45	Open Loop Voltage Gain (Plus)	+ A <sub>VS</sub>	4004	4(g)	E <sub>19</sub> (V)	+ $V_{CC}$ = + 5.0V, - $V_{CC}$ = - 5.0V V <sub>IN</sub> = - 2.0V, R <sub>L</sub> = 2.0k $\Omega$	10	-	V/mV
46 to 47	Open Loop Voltage Gain (Minus)	- A <sub>VS</sub>	4004	4(g)	E <sub>20</sub> (V)	+ $V_{CC}$ = + 5.0V, - $V_{CC}$ = - 5.0V V <sub>IN</sub> = + 2.0V, R <sub>L</sub> = 2.0k $\Omega$	10	-	V/mV
48 to 49	Power Supply Rejection Ratio (Plus)	+ PSRR	4003	4(h)	E <sub>21</sub> (V)	$+ V_{CC} = 10V, - V_{CC} = -20V$ $V_{IN} = 0V$	- 50	+ 50	μV/V
50 to 51	Power Supply Rejection Ratio (Minus)	- PSRR	4003	4(h)	E <sub>22</sub> (V)	$+ V_{CC} = 20V, - V_{CC} = -10V$ $V_{IN} = 0V$	- 50	+ 50	μ٧/٧
52 to 53	Common Mode Rejection Ratio	CMRR	4003	4(i)	E <sub>23</sub> (V)	$+ V_{CC} = 35V, - V_{CC} = -5.0V$ $V_{IN} = -15V$	70	-	dB
54 to 55	Common Mode Rejection Ratio	CMRR	4003	4(i)	E <sub>24</sub> (V)	$+ V_{CC} = 5.0V, - V_{CC} = -35V$ $V_{IN} = 15V$	70	· -	dB
56 to 57	Output Voltage Swing (Plus)	V <sub>OUT(+)</sub>	4004	4(g)	E <sub>25</sub> (V)	+ $V_{CC}$ = 20V, - $V_{CC}$ = - 20V $V_{IN}$ = - 20V, $R_L$ = 10k $\Omega$	16	-	V
58 to 59	Output Voltage Swing (Minus)	Vout(-)	4004	4(g)	E <sub>26</sub> (V)	+ $V_{CC}$ = 20V, - $V_{CC}$ = -20V V <sub>IN</sub> = +20V, $R_L$ = 10k $\Omega$	-	- 16	V



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No. Characteristics	Symbol	Test Method		t Meas'd	Test Conditions	Limits		Unit	
110.	No. Characteristics	Symbol	MIL-STD 883	Fig.	Value	(Note 1)	Min	Мах	Unit
60 to 61	Output Voltage Swing (Plus)	V <sub>OUT(+)</sub>	4004	4(g)	E <sub>27</sub> (V)	+ $V_{CC}$ = 20V, - $V_{CC}$ = - 20V $V_{IN}$ = - 20V, $R_L$ = 2.0k $\Omega$	15	-	V
62 to 63	Output Voltage Swing (Minus)	V <sub>OUT(-)</sub>	4004	4(g)	E <sub>28</sub> (V)	+ $V_{CC} = 20V$ , - $V_{CC} = -20V$ $V_{IN} = +20V$ , $R_L = 2.0k\Omega$	-	- 15	V




## TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	Characteristics	Symbol	Test Method	Test	Test Conditions	Lin	nits	Unit
INO.	Characteristics	Symbol	MIL-STD 883	Fig.	(Note 1)	Min	Мах	
64 to 65	Slew Rate (Plus)	SR(+)	4002	4(j)	+ $V_{CC} = \pm 20V$ $V_{IN} = -5.0V$ to +5.0V square $R_L = 2.0k\Omega$ Note 3	0.2	-	V/µs
66 to 67	Slew Rate (Minus)	SR(-)	4002	4(j)	+ $V_{CC} = \pm 20V$ $V_{IN} = -5.0V$ to +5.0V square $R_L = 2.0k\Omega$ Note 3	0.2	ſ	V/µs
68 to 69	RiseTime	RT	4002	4(j)	$V_{CC} = \pm 20V, V_{IN} = 50mV$ $R_L = 2.0k\Omega$ Note 3	-	1.0	μs
70 to 71	Overshoot	OS	4002	4(j)	V <sub>CC</sub> = ±20V, V <sub>IN</sub> =50mV R <sub>L</sub> =2.0kΩ Note 3	-	30	%

#### **NOTES**

1. Each amplifier shall be tested separately. The amplifier not under test shall be either maintained in a  $V_{IO}$  configuration such that the inputs are at the same common mode voltage as the D.U.T., or shall be maintained in the following configuration where  $V_1$  is midway between +  $V_{CC}$  and -  $V_{CC}$ :-



For a.c. parameters the positive input shall be connected to ground.

- 2. The duration of measurement of  $I_{OS}$  shall be  $\leq$  25ms.
- 3. Sample Test Inspection Level = II, AQL = 2.5%.



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

		0 set al	Test Method	Test	Meas'd	Test Conditions	Lin	nits	- Unit
No.	Characteristics	Symbol	MIL-STD 883	Fig.	Value	(Note 1)	Min	Мах	Unit
1 to 2	Input Offset Voltage	V <sub>IO1</sub>	4001	4(a)	E <sub>1</sub> (V)	$+V_{CC} = +35V, -V_{CC} = -5.0V$ $V_{IN} = -15V$	-	6.0	mV
3 to 4	Input Offset Voltage	V <sub>IO2</sub>	4001	4(a)	E <sub>2</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -35V$ $V_{IN} = 15V$	-	6.0	mV
5 to 6	Input Offset Voltage	V <sub>IO3</sub>	4001	4(a)	E <sub>3</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -20V$ $V_{IN} = 0V$	-	6.0	mV
7 to 8	Input Offset Voltage	V <sub>IO4</sub>	4001	4(a)	E <sub>4</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -5.0V$ $V_{IN} = 0V$	-	6.0	mV
9 to 10	Input Offset Current	l <sub>IO1</sub>	4001	4(b)	E <sub>5</sub> (V)	+ V <sub>CC</sub> = + 35V, - V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = -15V	-	500	nA
11 to 12	Input Offset Current	I <sub>102</sub>	4001	4(b)	E <sub>6</sub> (V)	+ $V_{CC}$ = +5.0V, - $V_{CC}$ = -35V R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 15V	-	500	nA
13 to 14	Input Offset Current	I <sub>IO3</sub>	4001	4(b)	E <sub>7</sub> (V)	+ $V_{CC}$ = +20V, - $V_{CC}$ = -20V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 0V	-	500	nA
15 to 16	Input Offset Current	I <sub>104</sub>	4001	4(b)	E <sub>8</sub> (V)	+ $V_{CC}$ = +5.0V, - $V_{CC}$ = -5.0V R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	500	nA
17 to 18	Input (Plus) Bias Current	I +1B1	4001	4(c)	E <sub>9</sub> (V)	+ $V_{CC}$ = + 35V, - $V_{CC}$ = -5.0V R <sub>S</sub> = 20kΩ, $V_{IN}$ = -15V	-	1.5	μA
19 to 20	Input (Plus) Bias Current	I <sub>+ IB2</sub>	4001	4(c)	E <sub>10</sub> (V)	+ V <sub>CC</sub> = +5.0V, -V <sub>CC</sub> = -35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 15V	-	1.5	μA
21 to 22	Input (Plus) Bias Current	1 + IB3	4001	4(c)	E <sub>11</sub> (V)	+ V <sub>CC</sub> = +5.0V, -V <sub>CC</sub> = -35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 0V	-	1.5	μΑ
23 to 24	Input (Plus) Bias Current	l +1B4	4001	4(c)	E <sub>12</sub> (V)	+ V <sub>CC</sub> = +5.0V, -V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 0V	-	1.5	μΑ
25 to 26	Input (Minus) Bias Current	I -IB1	4001	4(d)	E <sub>13</sub> (V)	+ V <sub>CC</sub> = + 35V, - V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = -15V	-	1.5	μA
27 to 28	Input (Minus) Bias Current	- IB2	4001	4(d)	E <sub>14</sub> (V)	+ $V_{CC}$ = +5.0V, - $V_{CC}$ = -35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 15V	-	1.5	μΑ
29 to 30	Input (Minus) Bias Current	I –1B3	4001	4(d)	E <sub>15</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -20V$ R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	1.5	μΑ
31 to 32	Input (Minus) Bias Current	I - 1B4	4001	4(d)	E <sub>16</sub> (V)	+ V <sub>CC</sub> = + 5.0V, - V <sub>CC</sub> = - 5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 0V	•	1.5	μA



Rev. 'C'

# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No	Characteristics	Sumbol	Test Method	Test	Meas'd	Test Conditions	Lin	nits	Unit
No.	Characteristics	Symbol	MIL-STD 883	Fig.	Value	(Note 1)	Min	Max	Unit
33	Power Supply Current Variants 03, 04, 07, 08, 11 and 12	ICC(-)1	4005	4(e)	ICC1	+ V <sub>CC</sub> = + 15V, - V <sub>CC</sub> = - 15V	-	5.0	mA
34 to 35	Power Supply Current Variants 01, 02, 05, 06, 09, 10 and 13	I <sub>CC(-)2</sub>	4005	4(e)	ICC2	+ V <sub>CC</sub> = + 15V, - V <sub>CC</sub> = - 15V	-	2.5	mA
36 to 37	Short Circuit Output Current (Plus)	los(+)	3011	4(f)	los	+ $V_{CC}$ = + 15V, - $V_{CC}$ = - 15V $V_{IN}$ = - 15V Note 2	- 45	- 9.0	mA
38 to 39	Short Circuit Output Current (Minus)	l <sub>OS(-)</sub>	3011	4(f)	los	+ $V_{CC}$ = + 15V, - $V_{CC}$ = - 15V V <sub>IN</sub> = + 15V Note 2	9.0	45	mA
40 to 41	Open Loop Voltage Gain (Plus)	+ A <sub>VS</sub>	4004	4(g)	E <sub>17</sub> (V)	+ $V_{CC}$ = + 20V, - $V_{CC}$ = - 20V $V_{IN}$ = - 15V, $R_L$ = 2.0k $\Omega$	25	1	V/mV
42 to 43	Open Loop Voltage Gain (Minus)	- A <sub>VS</sub>	4004	4(g)	E <sub>18</sub> (V)	+ V <sub>CC</sub> = + 20V, - V <sub>CC</sub> = - 20V V <sub>IN</sub> = + 15V, R <sub>L</sub> = 2.0kΩ	25	-	V/mV
44 to 45	Open Loop Voltage Gain (Plus)	+ A <sub>VS</sub>	4004	4(g)	E <sub>19</sub> (V)	+ $V_{CC}$ = + 5.0V, - $V_{CC}$ = - 5.0V $V_{IN}$ = -2.0V, $R_L$ = 2.0k $\Omega$	10	1	V/mV
46 to 47	Open Loop Voltage Gain (Minus)	- A <sub>VS</sub>	4004	4(g)	E <sub>20</sub> (V)	+ $V_{CC}$ = + 5.0V, - $V_{CC}$ = - 5.0V V <sub>IN</sub> = + 2.0V, R <sub>L</sub> = 2.0k $\Omega$	10	-	V/mV
48 to 49	Power Supply Rejection Ratio (Plus)	+ PSRR	4003	4(h)	E <sub>21</sub> (V)	$+ V_{CC} = 10V, - V_{CC} = -20V$ $V_{IN} = 0V$	- 100	+ 100	μV/V
50 to 51	Power Supply Rejection Ratio (Minus)	- PSRR	4003	4(h)	E <sub>22</sub> (V)	$+V_{CC} = 20V, -V_{CC} = -10V$ $V_{IN} = 0V$	- 100	+ 100	μV/V
52 to 53	Common Mode Rejection Ratio	CMRR	4003	4(i)	E <sub>23</sub> (V)	$+ V_{CC} = 35V, - V_{CC} = -5.0V$ $V_{IN} = -15V$	70	-	dB
54 to 55	Common Mode Rejection Ratio	CMRR	4003	4(i)	E <sub>24</sub> (V)	+ $V_{CC}$ = 5.0V, - $V_{CC}$ = - 35V V <sub>IN</sub> = 15V	70	-	dB
56 to 57	Output Voltage Swing (Plus)	V <sub>OUT(+)</sub>	4004	4(g)	E <sub>25</sub> (V)	+ V <sub>CC</sub> = 20V, - V <sub>CC</sub> = - 20V V <sub>IN</sub> = - 20V, R <sub>L</sub> = 10kΩ	16	-	V
58 to 59	Output Voltage Swing (Minus)	V <sub>OUT(-)</sub>	4004	4(g)	E <sub>26</sub> (V)	+ V <sub>CC</sub> = 20V, - V <sub>CC</sub> = - 20V V <sub>IN</sub> = + 20V, R <sub>L</sub> = 10kΩ	-	- 16	V



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

No.	No. Characteristics	Symbol	Test Method MIL-STD 883	Test Fig.	Meas'd Value	Test Conditions (Note 1)	Lin	nits	Unit
140.							Min	Max	Unit
60 to 61	Output Voltage Swing (Plus)	V <sub>OUT(+)</sub>	4004	4(g)	E <sub>27</sub> (V)	+ $V_{CC}$ = 20V, - $V_{CC}$ = - 20V $V_{IN}$ = - 20V, $R_L$ = 2.0k $\Omega$	15	-	V
62 to 63	Output Voltage Swing (Minus)	V <sub>OUT(-)</sub>	4004	4(g)	E <sub>28</sub> (V)	+ $V_{CC} = 20V, -V_{CC} = -20V$ $V_{IN} = +20V, R_L = 2.0k\Omega$	-	- 15	V



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, - 55(+5-0) °C

No.	Characteristics	Symbol	Test Method	Test	Meas'd	Test Conditions	Lin	nits	Unit
INO.	Characteristics	Зушрог	MIL-STD 883	Fig.	Value	(Note 1)	Min	Мах	Unit
1 to 2	Input Offset Voltage	V <sub>IO1</sub>	4001	4(a)	E <sub>1</sub> (V)	$+ V_{CC} = +35V, - V_{CC} = -5.0V$ $V_{IN} = -15V$	-	6.0	mV
3 to 4	Input Offset Voltage	V <sub>IO2</sub>	4001	4(a)	E <sub>2</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -35V$ $V_{IN} = 15V$	-	6.0	mV
5 to 6	Input Offset Voltage	V <sub>IO3</sub>	4001	4(a)	E <sub>3</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -20V$ $V_{IN} = 0V$	-	6.0	mV
7 to 8	Input Offset Voltage	V <sub>IO4</sub>	4001	4(a)	E <sub>4</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -5.0V$ $V_{IN} = 0V$	-	6.0	mV
9 to 10	Input Offset Current	l <sub>IO1</sub>	4001	4(b)	E <sub>5</sub> (V)	+ V <sub>CC</sub> = + 35V, - V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = -15V	-	500	nA
11 to 12	Input Offset Current	I <sub>102</sub>	4001	4(b)	E <sub>6</sub> (V)	+ V <sub>CC</sub> = + 5.0V, - V <sub>CC</sub> = - 35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 15V	-	500	nA
13 to 14	Input Offset Current	I <sub>IO3</sub>	4001	4(b)	E <sub>7</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -20V$ R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	500	nA
15 to 16	Input Offset Current	I <sub>104</sub>	4001	4(b)	E <sub>8</sub> (V)	+ V <sub>CC</sub> = + 5.0V, -V <sub>CC</sub> = - 5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 0V	-	500	nA
17 to 18	Input (Plus) Bias Current	+IB1	4001	4(c)	E <sub>9</sub> (V)	+ V <sub>CC</sub> = + 35V, - V <sub>CC</sub> = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = -15V	-	1.5	μA
19 to 20	Input (Plus) Bias Current	+1B2	4001	4(c)	E <sub>10</sub> (V)	+ V <sub>CC</sub> = + 5.0V, - V <sub>CC</sub> = - 35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 15V	-	1.5	μΑ
21 to 22	Input (Plus) Bias Current	I +1B3	4001	4(c)	E <sub>11</sub> (V)	+ V <sub>CC</sub> = +5.0V, -V <sub>CC</sub> = -35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 0V	-	1.5	μA
23 to 24	Input (Plus) Bias Current	l +1B4	4001	4(c)	E <sub>12</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -5.0V$ R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	1.5	μA
25 to 26	Input (Minus) Bias Current	l –IB1	4001	4(d)	E <sub>13</sub> (V)	+ $V_{CC}$ = +35V, - $V_{CC}$ = -5.0V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = -15V	_	1.5	μA
27 to 28	Input (Minus) Bias Current	I <sub>- IB2</sub>	4001	4(d)	E <sub>14</sub> (V)	+ V <sub>CC</sub> = + 5.0V, - V <sub>CC</sub> = - 35V R <sub>S</sub> = 20kΩ, V <sub>IN</sub> = 15V	-	1.5	μA
29 to 30	Input (Minus) Bias Current	_1B3	4001	4(d)	E <sub>15</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -20V$ R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	1.5	μA
31 to 32	Input (Minus) Bias Current	I – iB4	4001	4(d)	E <sub>16</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -5.0V$ R <sub>S</sub> = 20k $\Omega$ , V <sub>IN</sub> = 0V	-	1.5	μA



Rev. 'C'

## TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, - 55(+5-0) °C (CONT'D)

		0 set al	Test Method	Test	Meas'd	Test Conditions	Lin	nits	1.1
No.	Characteristics	Symbol	MIL-STD 883	Fig.	Value	(Note 1)	Min	Max	Unit
33	Power Supply Current Variants 03, 04, 07, 08, 11 and 12	I <sub>CC(-)1</sub>	4005	4(e)	ICC1	+ V <sub>CC</sub> = + 15V, - V <sub>CC</sub> = - 15V	-	7.0	mA
34 to 35	Power Supply Current Variants 01, 02, 05, 06, 09, 10 and 13	ICC(-)2	4005	4(e)	ICC2	$+ V_{CC} = + 15V, - V_{CC} = -15V$	-	3.5	mA
36 to 37	Short Circuit Output Current (Plus)	los(+)	3011	4(f)	los	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = -15V$ Note 2	- 50	- 9.0	mA
38 to 39	Short Circuit Output Current (Minus)	los(-)	3011	4(f)	los	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = +15V$ Note 2	9.0	50	mA
40 to 41	Open Loop Voltage Gain (Plus)	+ A <sub>VS</sub>	4004	4(g)	E <sub>17</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -20V$ $V_{IN} = -15V, R_L = 2.0k\Omega$	25	-	V/mV
42 to 43	Open Loop Voltage Gain (Minus)	- A <sub>VS</sub>	4004	4(g)	E <sub>18</sub> (V)	+ $V_{CC}$ = + 20V, - $V_{CC}$ = - 20V V <sub>IN</sub> = + 15V, R <sub>L</sub> = 2.0k $\Omega$	25	-	V/mV
44 to 45	Open Loop Voltage Gain (Plus)	+ A <sub>VS</sub>	4004	4(g)	E <sub>19</sub> (V)	+ $V_{CC}$ = + 5.0V, - $V_{CC}$ = - 5.0V V <sub>IN</sub> = - 2.0V, R <sub>L</sub> = 2.0k $\Omega$	10	-	V/mV
46 to 47	Open Loop Voltage Gain (Minus)	- A <sub>VS</sub>	4004	4(g)	E <sub>20</sub> (V)	+ $V_{CC}$ = +5.0V, - $V_{CC}$ = -5.0V V <sub>IN</sub> = +2.0V, R <sub>L</sub> = 2.0k $\Omega$	10	1	V/mV
48 to 49	Power Supply Rejection Ratio (Plus)	+ PSRR	4003	4(h)	E <sub>21</sub> (V)	$+ V_{CC} = 10V, - V_{CC} = -20V$ $V_{IN} = 0V$	- 100	+ 100	μV/V
50 to 51	Power Supply Rejection Ratio (Minus)	- PSRR	4003	4(h)	E <sub>22</sub> (V)	$+ V_{CC} = 20V, - V_{CC} = -10V$ $V_{IN} = 0V$	- 100	+ 100	μV/V
52 to 53	Common Mode Rejection Ratio	CMRR	4003	4(i)	E <sub>23</sub> (V)	$+ V_{CC} = 35V, - V_{CC} = -5.0V$ $V_{IN} = -15V$	70	-	dB
54 to 55	Common Mode Rejection Ratio	CMRR	4003	4(i)	E <sub>24</sub> (V)	+ V <sub>CC</sub> = 5.0V, - V <sub>CC</sub> = - 35V V <sub>IN</sub> = 15V	70	-	dB
56 to 57	Output Voltage Swing (Plus)	V <sub>OUT(+)</sub>	4004	4(g)	E <sub>25</sub> (V)	+ V <sub>CC</sub> = 20V, - V <sub>CC</sub> = -20V V <sub>IN</sub> = -20V, R <sub>L</sub> = 10kΩ	16	-	V
58 to 59	Output Voltage Swing (Minus)	Vout(-)	4004	4(g)	E <sub>26</sub> (V)	+ $V_{CC}$ = 20V, - $V_{CC}$ = - 20V V <sub>IN</sub> = + 20V, $R_L$ = 10k $\Omega$	-	- 16	V




# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, - 55(+5-0) °C (CONT'D)

No.	Characteristics	Sumpole	Test Method MIL-STD 883	Test Fig.	Meas'd Value	Test Conditions (Note 1)	Limits		Unit
							Min	Мах	Unit
60 to 61	Output Voltage Swing (Plus)	V <sub>OUT(+)</sub>	4004	4(g)	E <sub>27</sub> (V)	+ $V_{CC} = 20V$ , - $V_{CC} = -20V$ $V_{IN} = -20V$ , $R_L = 2.0k\Omega$	15	-	V
62 to 63	Output Voltage Swing (Minus)	V <sub>OUT()</sub>	4004	4(g)	E <sub>28</sub> (V)	+ $V_{CC}$ = 20V, - $V_{CC}$ = -20V V <sub>IN</sub> = +20V, R <sub>L</sub> = 2.0k $\Omega$	-	- 15	V



#### FIGURE 4(a) - INPUT OFFSET VOLTAGE




 $V_{IO1}$  (mV) =  $E_1$  (V),  $V_{IO2}$  (mV) =  $E_2$  (V),  $V_{IO3}$  (mV) =  $E_3$  (V),  $V_{IO4}$  (mV) =  $E_4$  (V).

#### **NOTES**

1. All resistors to be 0.1% tolerance.

#### FIGURE 4(b) - INPUT OFFSET CURRENT




#### **NOTES**

1. All resistors to be 0.1% tolerance.



#### FIGURE 4(c) - INPUT (PLUS) BIAS CURRENT




#### **NOTES**

NOTES

1. All resistors to be 0.1% tolerance.


#### FIGURE 4(d) - INPUT (MINUS) BIAS CURRENT



1. All resistors to be 0.1% tolerance.




## FIGURE 4(e) - SUPPLY CURRENT



#### **NOTES**

1. All resistors to be 0.1% tolerance.

## FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




#### **NOTES**

1. All resistors to be 0.1% tolerance.



Rev. 'A'

#### FIGURE 4(g) - OUTPUT VOLTAGE SWING - OPEN LOOP VOLTAGE GAIN



1.  $V_{OUT} = (E_{25}, E_{26}, E_{27}, E_{28}) V$ 


2. 
$$+A_{VS} = \frac{15}{E_3 - E_{17}}$$
,  $+A_{VS} = \frac{2}{E_4 - E_{19}}$ 

3. 
$$-A_{VS} = \frac{15}{E_{18} - E_3}$$
,  $-A_{VS} = \frac{2}{E_{20} - E_4}$ 

#### NOTES

- 1. E<sub>25</sub>, E<sub>26</sub>, E<sub>27</sub>, E<sub>28</sub> are in Volts.
- 2. All resistors to be 0.1% tolerance.

#### FIGURE 4(h) - POWER SUPPLY REJECTION RATIO




+ PSRR ( $\mu$ V/V) = (E<sub>3</sub> (V) - E<sub>21</sub> (V)) 10<sup>2</sup>, - PSRR ( $\mu$ V/V) = (E<sub>3</sub> (V) - E<sub>22</sub> (V)) 10<sup>2</sup>

#### NOTES

- 1. All resistors to be 0.1% tolerance.
- 2. E is measured to four digits accuracy.



## FIGURE 4(i) - COMMON MODE REJECTION RATIO




CMRR (dB) = 20 LOG 
$$\frac{30.10^3}{E_{23} (V) - E_{24} (V)}$$

#### **NOTES**

1. Resistors of  $49R9\Omega$  at inputs shall be of 0.01% tolerance matched to 0.001%. Remaining resistors shall be of 0.1% tolerance.




## FIGURE 4(j) - DYNAMIC TEST MEASUREMENT CIRCUIT



## **NOTES**

- 1. Pulse Generator:
  - Rise time ≤ 10ns
  - Repetition rate 1.0kHz (max.)
  - Pulse voltage: -5.0V to +5.0V for slew rate measurement
  - Pulse voltage: 50mV for rise time and overshoot measurement





PAGE 36

ISSUE 2

# TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
5 to 6	Input Offset Voltage Change	V <sub>IO3</sub>	As per Table 2	As per Table 2	± 1.0	mV
13 to 14	Input Offset Current Change	I <sub>IO3</sub>	As per Table 2	As per Table 2	±20	nA
21 to 22	Input (Plus) Bias Current Change	<sub>+ IB3</sub>	As per Table 2	As per Table 2	± 50	nA
29 to 30	Input (Minus) Bias Current Change	I - 1B3	As per Table 2	As per Table 2	± 50	nA


# TABLE 5 - CONDITIONS FOR BURN-IN

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT	
1	Ambient Temperature	T <sub>amb</sub>	+ 125 <u>+</u> 5	°C	
2	Supply Voltage	V <sub>CC</sub>	±20	V	



ISSUE 2

# FIGURE 5 - BURN-IN CIRCUIT





#### 4.8 ENVIRONMENTAL AND ENDURANCE TESTS

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ± 3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \,^{\circ}C$ .

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb} = +150(+0-5)$  °C.



Rev. 'C'

#### TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	LIMITS		UNIT
TNO.	CHARACTERISTICS	3 TMBOL	TEST METHOD	CONDITIONS	MIN	MAX	UNIT
5 to 6	Input Offset Voltage	V <sub>IO3</sub>	As per Table 2	As per Table 2	-	5.0	mV
13 to 14	Input Offset Current	I <sub>103</sub>	As per Table 2	As per Table 2	-	200	nA
21 to 22	Input (Plus) Bias Current	<sub>+ IB3</sub>	As per Table 2	As per Table 2	-	500	nA
33	Power Supply Current Variants 03, 04, 07, 08, 11 and 12	I <sub>CC(-)1</sub>	As per Table 2	As per Table 2	-	5.6	mA
34 to 35	Power Supply Current Variants 01, 02, 05, 06, 09, 10 and 13	I <sub>CC(-)2</sub>	As per Table 2	As per Table 2	-	2.8	mA
40 to 41	Open Loop Voltage Gain	+ A <sub>VS</sub>	As per Table 2	As per Table 2	50	-	V/mV