

Page i

# OPERATIONAL AMPLIFIERS, BASED ON TYPE HA 2520-2 ESCC Detail Specification No. 9101/010

## ISSUE 1 October 2002





#### **ESCC Detail Specification**

PAGE	ii
ISSUE	1

#### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



## european space agency agence spatiale européenne

Pages 1 to 32

## INTEGRATED CIRCUITS, SILICON MONOLITHIC, OPERATIONAL AMPLIFIERS, BASED ON TYPE HA 2520-2

ESA/SCC Detail Specification No. 9101/010



## space components coordination group

Issue/Rev.		Approved by				
	Date	SCCG Chairman	ESA Director General or his Deputy			
Issue 1	September 1981	<del>.</del> .	1 2 /			
Revision 'A'	December 1991	To momen's	f. lat			
		1				



Rev 'A'

PAGE 2

ISSUE 1

#### **DOCUMENTATION CHANGE NOTICE**

DOCUMENTATION CHANGE NOTICE							
Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.				
		This issue incorporates all modifications agreed on the basis of Policy DCR 21016 for adaption to new qualification requirements and Policy DCR 21019 (Appendices to Detail Specifications)					
'A'	Dec. '91	P1. Cover page P2. DCN P13. Para. 4.2.2 : PIND deviation deleted	None None 21048				
		This specification has been transferred from hardcopy to electronic format. The content is unchanged but minor differences in presentation exist.					



PAGE 3

ISSUE 1

#### **TABLE OF CONTENTS**

1.	GENERAL	<u>Page</u> <b>5</b>
1.1	Scope	5
1.2	Component Type Variants	5
1.3	Maximum Ratings	5
1.4	Parameter Derating Information	5
1.5	Physical Dimensions	5
1.6	Pin Assignment	5
1.7	Truth Table	5
1.8	Circuit Schematic	5
1.9	Functional Diagram	5
2.	APPLICABLE DOCUMENTS	13
3.	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	13
4.	REQUIREMENTS	13
4.1	General	13
4.2	Deviations from Generic Specification	13
4.2.1	Deviations from Special In-process Controls	13
4.2.2	Deviations from Final Production Tests (Chart II)	13
4.2.3	Deviations from Burn-in and Electrical Measurements (Chart III)	14
4.2.4	Deviations from Qualification, Environmental and Endurance Tests (Chart IV)	14
4.2.5	Deviations from Lot Acceptance Tests (Chart V)	14
4.3	Mechanical Requirements	14
4.3.1	Dimension Check	14
4.3.2	Weight	14
4.4	Materials and Finishes	14
4.4.1	Case	14
4.4.2	Lead Material and Finish	14
4.5	Marking	15
4.5.1	General	15
4.5.2	Lead Identification	15
4.5.3	The SCC Component Number	15
4.5.4	Traceability Information	15
4.6	Electrical Characteristics	15
4.6.1	Electrical Measurements at Room Temperature	15
4.6.2	Electrical Measurements at High and Low Temperatures	15
163	Circuite for Flootrical Magaurements	16



PAGE 4

		<u>Page</u>
4.7	Burn-in Tests	16
4.7.1	Parameter Drift Values	16
4.7.2	Conditions for Burn-in	16
4.7.3	Electrical Circuits for Burn-in	16
4.8	Environmental and Endurance Tests	30
4.8.1	Electrical Measurements on Completion of Environmental Tests	30
4.8.2	Electrical Measurements at Intermediate Points during Endurance Tests	30
4.8.3	Electrical Measurements on Completion of Endurance Tests	30
4.8.4	Conditions for Operating Life Tests	30
4.8.5	Electrical Circuits for Operating Life Tests	30
4.8.6	Conditions for High Temperature Storage Test	30
TABLE	<u>:s</u>	
1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	17
	Electrical Measurements at Room Temperature, a.c. Parameters	19
3	Electrical Measurements at High and Low Temperatures	20
4	Parameter Drift Values	28
5	Conditions for Burn-in and Operating Life Tests	28
6	Electrical Measurements at Intermediate Points and on Completion of Environmental Testing	31
FIGUE	<u>IES</u>	
1	Device Dissipation Derating with Temperature	N/A
2	Physical Dimensions	7
3(a)	Pin Assignment - Flat Package TO-86	10
3(b)	Pin Assignment - TO Can TO-99	10
3(c)	Circuit Schematic	11
3(d)	Functional Diagram	12
4	Circuits for Electrical Measurements	22
5	Electrical Circuit for Burn-in and Operating Life Test	29
APPEI	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for Harris (U.S.)	32



PAGE 5

ISSUE 1

#### 1. **GENERAL**

#### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, operational amplifier, based on Type HA 2520-2. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

#### 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

#### 1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

#### 1.6 PIN ASSIGNMENT

As per Figures 3(a) and 3(b).

#### 1.7 TRUTH TABLE

Not applicable.

#### 1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

#### 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).



PAGE 6

ISSUE 1

#### **TABLE 1(a) - TYPE VARIANTS**

DASH No.	CASE	FIGURE	LEAD FINISH
01	FLAT	2(a)	Gold-plated
02	FLAT	2(a)	Solder-dipped/tin-plated
03	ТО	2(b)	Gold-plated
04	TO	2(b)	Solder-dipped/tin-plated

#### **TABLE 1(b) - MAXIMUM RATINGS**

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V <sub>CC</sub>	40	V	Note 1
2	Differential Input Voltage	V <sub>IN</sub>	<u>±</u> 15	٧	
3	Peak Output Current	lР	50	mA	
4	Device Dissipation	P <sub>D</sub>	300	mWdc	
5	Operating Temperature	T <sub>op</sub>	-55 to +125	°C	
6	Storage Temperature	T <sub>stg</sub>	-65 to +150	°C	
7	Soldering Temperature	T <sub>sol</sub>	+ 300	°C	Note 2

#### **NOTES**

- 1. Voltage between positive and negative supply.
- 2. Duration: 10 seconds maximum at a distance of not less than 1.5mm from the can, and the same lead shall not be resoldered until 3 minutes have elapsed.




PAGE 7

ISSUE 1

#### **FIGURE 2 - PHYSICAL DIMENSIONS**

FIGURE 2(a) - FLAT PACKAGE TO-86



SYMBOL	INC	HES	MILLIM	NOTES	
STIVIBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.070	-	1.78	
В	0.014	0.018	0.36	0.46	4
С	0.004	0.006	0.10	0.16	
E	-	0.25	-	6.35	
F	0.50	TYP.	1.27	TYP.	
L	0.25	-	6.35	-	
L2	0.75	-	19.05	-	
Q		0.015	-	0.38	3

NOTES: See Page 9.





PAGE 8

ISSUE 1

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### FIGURE 2(b) - TO99 PACKAGE





SYMBOL	INC	HES	MILLIM	NOTES	
3 TIVIDOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	-	0.17	-	4.32	
a	0.1	YP.	2.52	TYP.	
b	0.015	0.019	0.38	0.48	4
D	-	0.36	-	9.14	
D1	-	0.326	-	8.28	
j	0.28	0.38	7.11	9.65	
k	-	0.035	-	0.89	
N	-	0.025	-	0.64	
L	0.50	-	12.70	_	

NOTES: See Page 9.



PAGE

9

ISSUE 1

#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### **NOTES**

- 1. Index point shall be identified by the enlargement of Pin 1 lead at the point of exit from the package.
- 2. Index point shall be identified by a tab which shall correspond to Pin 8.
- 3. Dimension Q shall be measured at the point of exit of the lead from the body.
- 4. Applies to all leads.




PAGE 10

ISSUE 1

#### FIGURE 3(a) - PIN ASSIGNMENT


#### (FLAT PACKAGE TO-86)



#### FIGURE 3(b) - PIN ASSIGNMENT

#### (TO CAN TO-99)

#### Bandwidth control




**TOP VIEW** 



PAGE 11

ISSUE 1

#### FIGURE 3(c) - CIRCUIT SCHEMATIC






PAGE 12

ISSUE 1

#### FIGURE 3(d) - FUNCTIONAL DIAGRAM





Rev. 'A'

PAGE 13

ISSUE 1

#### 2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.
- (c) MIL-STD-1276, Leads, Weldable, for Electronic Component Parts.
- (d) MIL-M-38510, Microcircuits, General Specification for.

#### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

I<sub>CC</sub> = Supply Current.V<sub>CC</sub> = Supply Voltage.

 $V_{IO(ADJ)}$  = Input Offset Adjust Voltage.

V<sub>OUT</sub> = Output Voltage. Os = Overshoot.

#### 4. REQUIREMENTS

#### 4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

#### 4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

#### 4.2.1 Deviations from Special In-process Controls

None.

#### 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u>

(a) The following test shall be added to the chart after "Bond Strength Test" (Para. 9.2.1):-

"Die-shear Test: In accordance with Method 2019 of MIL-STD-883. The sample size shall be 3 devices with no failures permitted".



PAGE 14

ISSUE 1

#### 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

Subpara. 7.1.1(a), "High Temperature Reverse Bias": Not applicable.

#### 4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.

#### 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 0.25 grammes for the flat package and 1.0 gram for the TO package.

#### 4.4 MATERIALS

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body, and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

#### 4.4.2 Lead Material and Finish

KOVAR in accordance with Type 'K' of MIL-STD-1276, gold-plated or solder-dipped/tin-plated. (See Table 1(a) for Type Variants).



PAGE 15

ISSUE 1

#### 4.5 MARKING

#### 4.5.1 General

The marking of components delivered to this specification shall be in accordance with ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

An index shall be located as specified in in Note 1 or 2 of Figure 2 for the flat package and the TO can respectively. The pin numbering shall be in accordance with Figure 2.

#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>910101002B</u>
Detail Specification Number	
Type Variant, as applicable ————————————————————————————————————	
Testing Level (B or C, as applicable)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with ESA/SCC Basic Specification No. 21700.

#### 4.6 ELECTRICAL CHARACTERISTICS

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb} = +125(+0-5)^{\circ}C$  and  $-55(+5-0)^{\circ}C$  respectively.



PAGE 16

ISSUE 1

#### 4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing the electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $T_{amb}$  = +22 ±3 °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for Burn-in

The requirements for burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for burn-in shall be as specified in Table 5 of this specification.

#### 4.7.3 <u>Electrical Circuits for Burn-in</u>

Circuits for use in performing the burn-in tests are shown in Figure 5 of this specification.



PAGE 17

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No	Characteristics	Cumbal	Test Method	Test	Meas'd	Test Conditions	Lin	nits	Unit
No.	Characteristics	Symbol	MIL-STD 883	Fig.	Value	rest Conditions	Min	Max	Unit
1	Input Offset Voltage	V <sub>iO1</sub>	4001	4(a)	E <sub>1</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 0V$	-	8.0	mV
2	Input Offset Voltage	V <sub>IO2</sub>	4001	4(a)	E <sub>2</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V$	-	8.0	mV
3	Input Offset Voltage	V <sub>IO3</sub>	4001	4(a)	E <sub>3</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V$	-	8.0	mV
4	Input Offset Current	l <sub>101</sub>	4001	4(b)	E <sub>4</sub> (V)	$+V_{CC}$ = +15V, $-V_{CC}$ = -15V $V_{IN}$ = 0V, $R_S$ = 10k $\Omega$	<b>-</b>	25	nA
5	Input Offset Current	l <sub>102</sub>	4001	4(b)	E <sub>5</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V, R_S = 10k\Omega$	-	25	nA
6	Input Offset Current	l <sub>103</sub>	4001	4(b)	E <sub>6</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V, R_S = 10k\Omega$	-	25	nA
7	Input (Plus) Bias Current	l <sub>IB1</sub>	4001	4(c)	E <sub>7</sub> (V)	$+ V_{CC} = + 15V, -V_{CC} = -15V$ $V_{IN} = 0V, R_S = 10k\Omega$	-	200	nA
8	Input (Plus) Bias Current	l <sub>IB2</sub>	4001	4(c)	E <sub>8</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V, R_S = 10k\Omega$	-	200	nA
9	Input (Plus) Bias Current	l <sub>IB3</sub>	4001	4(c)	E <sub>9</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V, R_S = 10k\Omega$	-	200	nA
10	Input (Minus) Bias Current	I <sub>- IB1</sub>	4001	4(d)	E <sub>10</sub> (V)	$+ V_{CC} = + 15V, -V_{CC} = - 15V$ $V_{IN} = 0V, R_S = 10k\Omega$	-	200	nA
11	Input (Minus) Bias Current	1 <sub>- IB2</sub>	4001	4(d)	E <sub>11</sub> (V)	$+ V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V, R_S = 10k\Omega$	-	200	nA
12	Input (Minus) Bias Current	l <sub>-1B3</sub>	4001	4(d)	E <sub>12</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V, R_S = 10k\Omega$	-	200	nA
13	Power Supply Current	lcc	4005	4(a)	lcc	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 0V$	-	6.0	mA
14	Input Offset Adjust Voltage (Plus)	V <sub>IO(Adj)</sub> +	-	4(e)	E <sub>13</sub> (V)	$+ V_{CC} = + 15V, -V_{CC} = -15V$ $V_{IN} = Open$ $V_{IO(Adj)} = 15V$	9.0	-	mV
15	Input Offset Adjust Voltage (Minus)	V <sub>IO(Adj)</sub> –	-	4(e)	E <sub>14</sub> (V)	$+ V_{CC} = + 15V, -V_{CC} = - 15V$ $V_{IN} = Open$ $V_{IO(Adj)} = 15V$	<u>-</u>	- 9.0	mV
16	Output Voltage Positive	+ V <sub>OUT</sub>	-	4(f)	E <sub>15</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $I_{load} = 10mA$ $V_{IN} = 0.5V$	10	-	V
17	Output Voltage Negative	- V <sub>OUT</sub>	-	4(f)	E <sub>16</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $I_{load} = 10mA$ $V_{IN} = -0.5V$	-	- 10	V



PAGE 18

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	Characteristics	Cumbal	Test Method	Test	Meas'd	Test Conditions	Lin	nits	Unit
INO.	Characteristics	Symbol	MIL-STD 883	Fig.	Value	rest Conditions	Min	Max	Unit
18	Power Supply Rejection Ratio (Plus)	+ PSRR	4003	4(a)	E <sub>17</sub> (V)	$+V_{CC} = +10V, -V_{CC} = -15V$ $V_{IN} = 0V$	80	-	dB
	(Flus)				E <sub>18</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -15V$ $V_{IN} = 0V$			
19	Power Supply Rejection Ratio (Minus)	- PSRR	4003	4(a)	E <sub>19</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -10V$ $V_{IN} = 0V$	80	-	dB
	(Millius)				E <sub>20</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -20V$ $V_{IN} = 0V$			
20	Common Mode Rejection Ratio	CMRR	4003	4(a)	E <sub>21</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V$	80	-	dB
					E <sub>22</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V$			
21	Output Voltage Swing (Plus)	V <sub>OPP</sub>	4004	4(g)	E <sub>23</sub> (V)	$+ V_{CC} = + 15V, -V_{CC} = - 15V$ $V_{IN} = 0.5V, R_L = 2.0k\Omega$	10	-	٧
22	Output Voltage Swing (Minus)	V <sub>OPP</sub>	4004	4(g)	E <sub>24</sub> (V)	$+V_{CC}$ = +15V, $-V_{CC}$ = -15V V <sub>IN</sub> = -0.5V, R <sub>L</sub> = 2.0k $\Omega$	-	- 10	٧
23	Open Loop Voltage Gain (Plus)	+A <sub>VS</sub>	4004	4(h)	E <sub>25</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 0V, R_L = 2.0k\Omega$	10	-	V/mV
	(Flus)				E <sub>26</sub> (V)	$+ V_{CC} = + 15V, -V_{CC} = - 15V$ $V_{IN} = 10V, R_L = 2.0k\Omega$			
24	Open Loop Voltage Gain (Minus)	- A <sub>VS</sub>	4004	4(h)	E <sub>27</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 0V, R_L = 2.0k\Omega$	10	-	V/mV
	(wintus)				E <sub>28</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = -10V, R_L = 2.0k\Omega$			



PAGE 19

ISSUE 1

#### TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	Characteristics	Symbol	Test Method	Test	Test Conditions	Limits		Unit
140.	Characteristics	Symbol	MIL-STD 883	Fig.	rest conditions	Min	Max	J.III.
25	Slew Rate (Plus)	SR(+)	4002	4(i)	4(i) $V_{CC} = \pm 15V$ $V_{IN} = -1.67V$ to 1.67V square $R_L = 2.0k\Omega$ , $C_L = 50pF$			V/µs
26	Slew Rate (Minus)	SR(-)	4002	4(i)	$V_{CC}$ = ±15V $V_{IN}$ = 1.67V to -1.67V square $R_L$ = 2.0k $\Omega$ , $C_L$ = 50pF	100	-	V/µs
27	Transient Response Rise and Fall Times	t <sub>r</sub>	4002	4(i)	$V_{CC}$ = ±15V $V_{IN}$ = 0V to 66.7mV square $R_L$ = 2.0k $\Omega$ , $C_L$ = 50pF	-	50	ns
28		t <sub>f</sub>		4(i)	$V_{CC}$ = ±15V $V_{IN}$ = 0V to -66.7mV square $R_L$ = 2.0k $\Omega$ , $C_L$ = 50pF	-	50	
29	Overshoot (Plus)	+ OS	4002	4(i)	$V_{CC}$ = ±15V $V_{IN}$ = 0V to -66.7mV square $R_L$ = 2.0k $\Omega$ , $C_L$ = 50pF	-	40	%
30	Overshoot (Minus)	- OS	4002	4(i)	$V_{CC}$ = ± 15V $V_{IN}$ = 0V to 66.7mV square $R_L$ = 2.0k $\Omega$ , $C_L$ = 50pF	-	40	%
31	Setting Time	t <sub>s</sub>	4002	4(i)	$V_{CC}$ = ±15V $V_{IN}$ = 1.67V to -1.67V square $R_{L}$ = 2.0k $\Omega$ , $C_{L}$ = 50pF Note 1	-	- 1.5	μѕ
32	Bandwidth	В	4004	-	V <sub>CC</sub> = ±15V V <sub>OUT</sub> = ±10V Note 1	1500	-	kHz

#### NOTES:

1. Guaranteed but not tested.



PAGE 20

ISSUE 1

#### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) AND -55(+5-0) °C

			Test Method	Test	Meas'd	T . O . IV	Limits		
No.	Characteristics	Symbol	MIL-STD 883	Fig.	Value	Test Conditions	Min	Max	Unit
1	Input Offset Voltage	V <sub>IO1</sub>	4001	4(a)	E <sub>1</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 0V$	-	11	mV
2	Input Offset Voltage	V <sub>IO2</sub>	4001	4(a)	E <sub>2</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V$	-	11	mV
3	Input Offset Voltage	V <sub>IO3</sub>	4001	4(a)	E <sub>3</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V$	-	11	mV
4	Input Offset Current	l <sub>lO1</sub>	4001	4(b)	E <sub>4</sub> (V)	$+ V_{CC} = + 15V, - V_{CC} = - 15V$ $V_{IN} = 0V, R_S = 10k\Omega$	-	50	nA
5	Input Offset Current	1102	4001	4(b)	E <sub>5</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V, R_S = 10k\Omega$	-	50	nA
6	Input Offset Current	1103	4001	4(b)	E <sub>6</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V, R_S = 10k\Omega$	-	50	nA
7	Input (Plus) Bias Current	l <sub>IB1</sub>	4001	4(c)	E <sub>7</sub> (V)	$+ V_{CC} = + 15V, -V_{CC} = -15V$ $V_{IN} = 0V, R_S = 10k\Omega$	-	400	nA
8	Input (Plus) Bias Current	I <sub>IB2</sub>	4001	4(c)	E <sub>8</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V, R_S = 10k\Omega$	-	400	nA
9	Input (Plus) Bias Current	l <sub>iB3</sub>	4001	4(c)	E <sub>9</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V, R_S = 10k\Omega$	-	400	nA
10	Input (Minus) Bias Current	l -1B1	4001	4(d)	E <sub>10</sub> (V)	$+V_{CC}$ = +15V, $-V_{CC}$ = -15V V <sub>IN</sub> = 0V, R <sub>S</sub> = 10kΩ	-	400	nA
11	Input (Minus) Bias Current	I <sub>- IB2</sub>	4001	4(d)	E <sub>11</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V, R_S = 10k\Omega$	-	400	nA
12	Input (Minus) Bias Current	l <sub>-1B3</sub>	4001	4(d)	E <sub>12</sub> (V)	$+V_{CC}$ = +5.0V, $-V_{CC}$ = -25V V <sub>IN</sub> = -10V, R <sub>S</sub> = 10k $\Omega$	-	400	nA
13	Power Supply Current	lcc	4005	4(a)	lcc	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 0V$	-	6.5	mA
14	Input Offset Adjust Voltage (Plus)	V <sub>IO(Adj)</sub> +	-	4(e)	E <sub>13</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = Open$ $V_{IO(Adj)} = 15V$	11	-	mV
15	Input Offset Adjust Voltage (Minus)	V <sub>IO(Adj)</sub> -		4(e)	E <sub>14</sub> (V)	+ V <sub>CC</sub> = + 15V, - V <sub>CC</sub> = - 15V V <sub>IN</sub> = Open V <sub>IO(Adj)</sub> = 15V		- 11	mV
16	Output Voltage Positive	+V <sub>OUT</sub>	-	4(f)	E <sub>15</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $I_{load} = 5.0 mA$ $V_{IN} = 0.5 V$	10	-	٧
17	Output Voltage Negative	- V <sub>OUT</sub>	-	4(f)	E <sub>16</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $I_{load} = 5.0 mA$ $V_{IN} = -0.5V$		- 10	V



PAGE 21

ISSUE 1

#### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES, + 125(+0-5) AND -55(+5-0) °C (CONT'D)

No.	Characteristics	Symhol	Test Method	Test	Meas'd	Test Conditions	Limits		Unit
INO.			MIL-STD 883	Fig.	Value	rest Conditions	Min	Max	Offic
18	Power Supply Rejection Ratio	+ PSRR	4003	4(a)	E <sub>17</sub> (V)	$+V_{CC} = +10V, -V_{CC} = -15V$ $V_{IN} = 0V$	80	•	dB
	(Plus)			:	E <sub>18</sub> (V)	$+V_{CC} = +20V, -V_{CC} = -15V$ $V_{IN} = 0V$			
19	Power Supply Rejection Ratio	- PSRR	4003	4(a)	E <sub>19</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -10V$ $V_{IN} = 0V$	80	-	dB
	(Minus)				E <sub>20</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -20V$ $V_{IN} = 0V$			
20	Common Mode Rejection Ratio	CMRR	4003	4(a)	E <sub>21</sub> (V)	$+V_{CC} = +5.0V, -V_{CC} = -25V$ $V_{IN} = -10V$	80	1	dB
					E <sub>22</sub> (V)	$+V_{CC} = +25V, -V_{CC} = -5.0V$ $V_{IN} = 10V$			
21	Output Voltage Swing (Plus)	V <sub>OPP</sub>	4004	4(g)	E <sub>23</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 0.5V, R_L = 2.0k\Omega$	10	-	<b>V</b>
22	Output Voltage Swing (Minus)	V <sub>OPP</sub>	4004	4(g)	E <sub>24</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = -0.5V, R_L = 2.0k\Omega$	-	- 10	<b>V</b>
23	Open Loop Voltage Gain (Plus)	+ A <sub>VS</sub>	4004	4(h)	E <sub>25</sub> (V)	$+V_{CC}$ = +15V, $-V_{CC}$ = -15V V <sub>IN</sub> = 0V, R <sub>L</sub> = 2.0kΩ	7.5	-	V/mV
	(Flus)		į		E <sub>26</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 10V, R_{L} = 2.0k\Omega$			
24	Open Loop Voltage Gain (Minus)	-A <sub>VS</sub>	4004	4(h)	E <sub>27</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = 0V, R_L = 2.0k\Omega$	7.5	-	V/mV
	(iviiilus)				E <sub>28</sub> (V)	$+V_{CC} = +15V, -V_{CC} = -15V$ $V_{IN} = -10V, R_L = 2.0k\Omega$			




PAGE 22

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - INPUT OFFSET VOLTAGE, SUPPLY CURRENT, POWER SUPPLY REJECTION RATIO AND COMMON MODE REJECTION RATIO



#### Input Offset Voltage

$$V_{1O1} = E_1, V_{1O2} = E_2, V_{1O3} = E_3.$$

#### Power Supply Rejection Ratio

+ PSRR = 
$$20 \log_{10} \frac{10^4}{E_{17} - E_{18}}$$

-PSRR = 
$$20 \log_{10} \frac{10^4}{E_{19} - E_{20}}$$

#### Common Mode Rejection Ratio

CMRR = 
$$20 \log_{10} \frac{2 \times 10^4}{E_{21} - E_{22}}$$




PAGE 23

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(b) - INPUT OFFSET CURRENT




 $I_{\rm iO1} = (E_1 - E_4) \times 100$ 

 $I_{1O2} = (E_2 - E_5) \times 100$ 

 $I_{1O3} = (E_3 - E_6) \times 100$ 

#### FIGURE 4(c) - INPUT BIAS CURRENT



 $I_{1B1} = (E_1 - E_7) \times 100$ 

 $I_{1B2} = (E_2 - E_8) \times 100$ 


 $I_{1B3} = (E_3 - E_9) \times 100$ 

PAGE 24

ISSUE


#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(d) - INPUT (MINUS) BIAS CURRENT



- $-I_{1B1} = (E_1 E_{10}) \times 100$
- $-I_{1B2} = (E_2 E_{11}) \times 100$
- $-I_{1B3} = (E_3 E_{12}) \times 100$

#### FIGURE 4(e) - INPUT OFFSET ADJUST VOLTAGE



- $V_{IO(Adj)}$  is positive if  $E_1 < 0$ , and negative if  $E_1 > 0$ . S1 to position 1 for  $V_{IO(Adj)}$  positive and position 2 for  $V_{IO(Adj)}$  negative.  $+V_{IO(Adj)} = E_{13} E_1$ ,  $-V_{IO(Adj)} = E_{14} E_1$ .




PAGE 25


ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(f) - OUTPUT VOLTAGE



#### FIGURE 4(g) - OUTPUT VOLTAGE SWING






PAGE 26

ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(h) - OPEN LOOP VOLTAGE GAIN



$$+A_{VS} = \frac{10}{E_{26} - E_{25}}$$

$$-A_{VS} = \frac{10}{E_{27} - E_{28}}$$




PAGE 27


ISSUE 1

#### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


#### FIGURE 4(i) - DYNAMIC TEST MEASUREMENT CIRCUIT



#### OVERSHOOT, RISE AND FALL TIME WAVEFORMS



#### **SLEW RATE WAVEFORMS**





PAGE 28

ISSUE 1

#### **TABLE 4 - PARAMETER DRIFT VALUES**

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
1	Input Offset Voltage	V <sub>IO1</sub>	As per Table 2	As per Table 2	± 2.0	mV
7	7 Input (Plus) Bias Current		As per Table 2	As per Table 2	50	nA
10	Input (Minus) Bias Current	-l <sub>B1</sub>	As per Table 2	As per Table 2	50	nA


#### TABLE 5 - CONDITIONS FOR BURN-IN AND OPERATING LIFE TEST

No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0 - 5)	°C
2	Power Supply	٧ <sub>S</sub>	+ 25, - 5	V

PAGE 29

ISSUE 1

#### FIGURE 5 - ELECTRICAL CIRCUIT FOR BURN-IN AND OPERATING LIFE TEST



#### **NOTES**

1. Pin numbers marked in parenthesis correspond to TO99 Can Pin Assignments.



PAGE 30

ISSUE 1

#### 4.8 ENVIRONMENTAL AND ENDURANCE TESTS

#### 4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 2. Unless otherwise stated, the measurements shall be performed at  $T_{amb}$  = +22 ±3 °C.

#### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

#### 4.8.4 Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5 of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5.

#### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The conditions for high temperature storage shall be  $T_{amb} = +150(+0-5)$  °C.



PAGE 31

ISSUE 1

## TABLE 6 - ELECTRICAL MEASUREMENTS AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	LIM	UNIT	
INO.	OHARAOTERISTICS	O TIVIDOL	TEST METHOD	CONDITIONS	MIN	MAX	CIVIT
1	Input Offset Voltage	V <sub>IO1</sub>	As per Table 2	As per Table 2	-	8.0	mV
4	Input Offset Current	l <sub>101</sub>	As per Table 2	As per Table 2	-	25	nA
7	Input (Plus) Bias Current	l <sub>IB1</sub>	As per Table 2	As per Table 2	-	200	nA
13	Power Supply Current	lcc	As per Table 2	As per Table 2	-	6.0	mA
16	Output Voltage Positive	+ V <sub>OUT</sub>	As per Table 2	As per Table 2	10	-	٧
17	Output Voltage Negative	~V <sub>OUT</sub>	As per Table 2	As per Table 2	-	- 10	V
23	Open Loop Voltage Gain (Plus)	+A <sub>VS</sub>	As per Table 2	As per Table 2	10	-	V/mV



PAGE 32

ISSUE 1

#### APPENDIX 'A'

Page 1 of 1

#### AGREED DEVIATIONS FOR HARRIS (U.S.)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS						
Para. 4.2.1	Deviations from Special In-process Controls (Para. 5.1)						
	(a) Para. 5.1.1, "Scanning Electron Microscope Inspection (SEM)"						
	This shall be performed in accordance with Method 2018 of MIL-STD-883, with the following exceptions:-						
	<ol> <li>A SEM lot is defined at the metallisation step. One wafer is selected from the inside row and one from the outside row of the same planet. Sampling condition B<sub>2</sub> (segment, prior to glassivation) is used regardless of the glassivation temperature.</li> </ol>						
	2. All four directional edges of every type of oxide step shall be examined on each wafer. The manufacturer shall mount each of the wafer's four sample dice 90° out of phase from each other, so that all four edge directions can be properly inspected on each wafer. Questionable steps which are not at the proper viewing angle are inspected by rotating the sample as needed.						
	3. A lot is unacceptable if the directional edge of any contact window, or other type of oxide step, has a reduced cross-sectional area greater than 50%, or if it is reduced in thickness such that, at worst case specified operating conditions, the current density exceeds the limits specified in MIL-M-38510, Para. 3.5.5 (5×10 <sup>5</sup> A/cm <sup>2</sup> for glassivated aluminium products). The current density is determined per Para. 3.5.5(a) of MIL-M-38510. Reduced cross-sectional area due to voids or defects that can be readily observed by Method 2010 of MIL-STD-883, "Visual Inspection of Metallisation", is no cause for SEM lot rejection.						
	4. A lot is unacceptable if the general metallisation (metallisation at all locations except at oxide steps) shows peeling or lifting as a result of poor adhesion. General metallisation is unacceptable if voiding or undercutting of the metal reduces the cross-sectional area by more than 50% or if it is reduced in thickness such that, at worst case specified operating conditions, the current density exceeds the limits specified in MIL-M-38510, Para. 3.5.5. Voids and defects in the general metallisation that can be readily observed by Method 2010 of MIL-STD-883, "Visual Inspection of Metallisation", is no cause for SEM lot rejection.						