

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, LOW POWER, QUAD, BIPOLAR OPERATIONAL AMPLIFIERS, BASED ON TYPES LM124 AND LM124A ESCC Detail Specification No. 9101/011

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 40

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

LOW POWER, QUAD, BIPOLAR

OPERATIONAL AMPLIFIERS,

BASED ON TYPES LM124 AND LM124A

ESA/SCC Detail Specification No. 9101/011

space components coordination group

		Approved by							
Issue/Rev.	Issue/Rev. Date		ESA Director General or his Deputy						
lssue 2	March 1995	Tonomens	Aw						
			C.						



DOCUMENTATION CHANGE NOTICE

Rev.	Rev.	· · · · · · · · · · · · · · · · · · ·	CHANGE	Approved
Letter	Date	Reference	ltem	DCR No.
		This Issue supersede	s Issue 1 and incorporates all modifications defined in	
			and 'D' to Issue 1 and the following DCR's:-	
		Cover Page	°	None
		DCN		None
			: Lead Material column heading amended	221145
	:		: Variants 11 and 12 added	221145
			: Nos. 3, 4 and 6, Symbol amended	221145
			: No. 6, Characteristics amended, Variants 11 and 12	221145
			added and Note 5 reference amended to "4"	001115
			: No. 7, "T _{amb} " added to Remarks	221145
			: No. 9, existing temperature referenced to FP and DIL, new temperature added for CCP and Note 6 reference amended to "7"	221145
			: Notes 2 and 4 amended	221145
			: Note 5, text deleted and new text added	221145
			: Note 6 renumbered "7" and new Note 6 added	221145
			: New Note 8 added	221145
		Figure 1	: Title amended and Undertitle added	221145
			: Existing slopes allocated to Variants and new slope added	221145
		Figures 2(a), 2(b)	: Title amended and Sub-title added	221145
			: Imperial dimensions deleted	221145
			: Notes moved and standardised	221145
			: Added	221145
			: Notes consolidated onto 1 page	221145
			: Title added to existing drawing : New Title and drawing added	221145 221145
			: Pin assignment added	221145
			: Note deleted	221145
			: Abbreviations for " V_{CC} " and " $I_{OS(t)}$ " added and RT	221145
			abbreviation amended	
		Para. 4.3.2	: Text amended	221145
		Para. 4.4.2	: Text amended	221145
			: Text deleted and new text added	23723
			: Text amended	221145
			: Deleted in toto	23723
			: Renumbered to "4.7.3" and text amended	221145
			: New Para. added : Renumbered to "4.7.5" and text amended	221145
			: New Para, added	221145 221145
			New Fara. added	221145 221145
			: Note 6 amended	221145
			: Entry added	221145
			: Renumbered to "5(b)" and Title amended	221145
1			: Entry added	221145
			: Renumbered to "5(b)" and Title amended	221145
			: Second sentence added	221145
			: In second sentence, 5 changed to "5(b)"	221145
			: Second sentence amended	23723
		Table 6	: Note amended	221145

		ESA/SCC Detail Specification No. 9101/011		PAGE ISSUE	3 2
	<u></u>	TABLE OF CONTENTS		L	
1.	GENERAL				Page 5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Info	ormation			5
1.5	Physical Dimensions				5
1.6 1.7	Pin Assignment Truth Table				5 5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
2.	APPLICABLE DOCUM	IENTS			15
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND U	INITS		15
4.	REQUIREMENTS				15
4.1	General				15
4.2	Deviations from Generi				15
4.2.1	Deviations from Specia				15
4.2.2 4.2.3	Deviations from Final P	and Electrical Measurements			15 15
4.2.3	Deviations from Qualifie				15 15
4.2.5	Deviations from Lot Ac				15
4.3	Mechanical Requireme				16
4.3.1	Dimension Check				16
4.3.2	Weight				16
4.4	Materials and Finishes				16
4.4.1 4.4.2	Case Lead Material and Finis	h			16
4.4.2 4.5	Marking				16 16
4.5.1	General				16
4.5.2	Lead Identification				16
4.5.3	The SCC Component	Number			17
4.5.4	Traceability Information	1			17
4.6	Electrical Measuremen				17
4.6.1		ts at Room Temperature			17
4.6.2 4.6.3	Circuits for Electrical M	ts at High and Low Temperatures			17 17
4.0.3	Burn-in Tests				17
4.7.1	Parameter Drift Values				17
4.7.2		mperature Reverse Bias Burn-in			17
4.7.3	Conditions for Power B	urn-in			17
4.7.4		igh Temperature Reverse Bias Burn-in			17
4.7.5	Electrical Circuits for P			17	
4.8	Environmental and End				39
4.8.1 4.8.2	Electrical Measurement	a Taata		39	
4.8.2 4.8.3	Electrical Measurement	e resis		39 20	
4.8.4	Conditions for Operatin	ts on Completion of Endurance Tests			39 39
4.8.5	Electrical Circuits for O	-			39
4.8.6		mperature Storage Test			39
	-	-			-

See	ESA/SCC Detail Specification No. 9101/011		PAGE ISSUE	4 2
------------	--	--	---------------	--------

TABLES

<u>Page</u>

1(a)	Type Variants	6
1(b)	Maximum Ratings	7
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	23
3(b)	Electrical Measurements at Low Temperature	27
4	Parameter Drift Values	37
5(a)	Conditions for High Temperature Reverse Bias Burn-in	37
5(b)	Conditions for Power Burn-in and Operating Life Tests	37
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	40

FIGURES

Parameter Derating Information	8
Physical Dimensions	9
Pin Assignment	13
Truth Table	13
Circuit Schematic	14
Functional Diagram	14
Circuits for Electrical Measurements	31
Electrical Circuit for High Temperature Reverse Bias Burn-in	38
Electrical Circuit for Power Burn-in and Operating Life Tests	38
	Physical Dimensions Pin Assignment Truth Table Circuit Schematic Functional Diagram Circuits for Electrical Measurements Electrical Circuit for High Temperature Reverse Bias Burn-in

APPENDICES (Applicable to specific Manufacturers only) None.



1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, Low Power, Quad, Bipolar Operational Amplifier, based on Types LM124 and LM124A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION

The parameter derating information of the integrated circuits specified herein is shown in Figure 1.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

- 1.7 <u>TRUTH TABLE (FIGURE 3(b))</u> Not applicable.
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).



TABLE 1(a) - TYPE VARIANTS

VARIANT	BASED ON TYPE	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	LM124	FLAT	2(a)	D2
02	LM124	FLAT	2(a)	D3 or D4
03	LM124	D.I.L.	2(b)	D2
04	LM124	D.I.L.	2(b)	D3 or D4
05	LM124A	FLAT	2(a)	D2
06	LM124A	FLAT	2(a)	D3 or D4
07	LM124A	D.I.L.	2(b)	D2
08	LM124A	D.I.L.	2(b)	D3 or D4
09	LM124	D.I.L.	2 (b)	G4
10	LM124A	D.I.L.	2(b)	G4
11	LM124	CHIP CARRIER	2(c)	2
12	LM124A	CHIP CARRIER	2(c)	2



TABLE 1(b) - MAXIMUM RATINGS

No.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage Range	V _{CC}	±32 or ±16	V	-
2	Differential Input Voltage Range	V _{ID}	± 32	V	-
3	Input Voltage	V _{IN}	-0.3 to +32	V	Note 1
4	Input Current	I _{IN}	50	mA	Note 2
5	Output Short Circuit Duration	I _{OS(t)}	Indefinite		Note 3
6	Power Dissipation Variants 01, 02, 05, 06 Variants 03, 04, 07, 08, 09, 10 Variants 11, 12 Variants 11, 12	PD	800 900 550 300	mW	Note 4 Note 4 Note 5 Note 6
7	Operating Temperature Range	T _{op}	- 55 to + 125	°C	T _{amb}
8	Storage Temperature Range	T _{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 7 Note 8
10	Junction Temperature	ТJ	+ 150	°C	-

NOTES

- 1. For supply voltages less than +32V, the absolute maximum input voltage is equal to supply voltage.
- 2. $V_{IN} < -0.3 V_{OL}$.
- 3. Short circuits from the output to $+V_{CC}$ can cause excessive heating and eventual destruction. The maximum output current is approximately 40mA, independent of the magnitude of $+V_{CC}$. At $+V_{CC}>+15V$, continuous short circuits can exceed the power dissipation ratings and cause eventual destruction.
- 4. At T_{amb} = +25°C. For derating at T_{amb} > +25°C, see Figure 1.
- 5. At T_{amb} = +25°C when mounted on a ceramic substrate of dimensions 15×15×0.6mm. For derating at T_{amb} > +25°C, see Figure 1.
- 6. At T_{amb} = + 25°C without substrate.
- 7. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 8. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.





FIGURE 1 - PARAMETER DERATING INFORMATION



Power Dissipation versus Temperature





FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-PIN




SYMBOL	MILLIM	NOTES		
STIVIBUL	MIN	MAX	NOTES	
A	0.76	5.08		
b	0.25	0.58	8	
с	0.08	0.15	8	
D	-	7.11		
E	6.10	6.60	4	
E2	3.18	-		
E3	0.76	-		
е	1.27 T	/PICAL	5	
• k	0.20	0.38		
L	6.35	9.40		
Q	0.25	1.02	2	
S1	0.13	-		
S2	0.10	-	7	
α	30°	90°		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14 PIN



SYMBOL	MILLIM	NOTES			
STMBOL	MIN	MAX	NOTES .		
A	-	5.08			
A1	-	2.03			
b	0.381	0.508	8		
В	-	1.77			
с	0.204	0.304	8		
е	2.54 T	YPICAL	6, 9		
E	6.30 T	YPICAL			
E1	7.62	8.25			
L	2.5	3.9	8		
L1	-	0.76	12		
Q	0.51	-	3		
S	Note 13	Note 13	7		
α	0°	15°	10		








FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





SYMBOL	MILLIM	NOTES		
STWDUL	MIN.	MAX.	NOTES	
A	8.69	9.09		
В	7.80	9.09		
С	0.25	0.51	14	
D	0.89	1.14	15	
Е	1.14	1.40	8	
F	0.56	0.71	8	
G	1.27 T	5, 9		
Н	1.63	2.54		



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 12 spaces for flat and dual-in-line packages.
 16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- The lead profile is not required for the transition from B to b. The outline of the end pins in the case of F.105A may differ from that of the others.
- 12. The spacing between leads is measured within the area of L1.
- 13. Case F.105 : S between $\frac{e}{2}$ and e (1.27mm < Z < 2.54mm). Case F.105A : S less than $\frac{e}{2}$ (S < 1.27mm).
- 14. Index corner only 2 dimensions.
- 15. 3 non-index corners 6 dimensions.





FIGURE 3(a) - PIN ASSIGNMENT



TOP VIEW

TOP VIEW

FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	3	4	6	8	9	10	12	13	14	16	18	19	20

FIGURE 3(b) - TRUTH TABLE

Not applicable.




FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH OPERATIONAL AMPLIFIER)





FIGURE 3(d) - FUNCTIONAL DIAGRAM



Repeated 4 times



2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

- V_{CC} = Supply Voltage of the device under test.
- PSRR = Power Supply Rejection Ratio.
- OS = Overshoot.
- t_r = Rise Time.
- R_{SU} = Supply Resistance.
- I_{CC} = Supply Current.
- I_{OS(t)} = Output Short Circuit Duration.

4. **REQUIREMENTS**

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)
 - (a) Para. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.
- 4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u> None.



4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.0 grammes for the flat package, 2.0 grammes for the dual-in-line package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the lead material shall be Type 'D' or Type 'G' with either Type '2', Type '3 or 4' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700 and the following paragraphs. When the component is too small to accommodate all of the marking as specified, as much as space permits shall be marked and the marking information, in full, shall accompany the component in its primary package.

The information to be marked and the order of precedence, shall be as follows:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined in Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>910101102B</u>
Detail Specification Number	
Type Variant (see Table 1(a))	
Testing Level (B or C, as applicable)	

4.5.4 <u>Traceability Information</u>

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Tables 3(a) and 3(b). The measurements shall be performed at $T_{amb} = +125(+0-5)$ and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for High Temperature Reverse Bias Burn-in

Not applicable.

4.7.3 <u>Conditions for Power Burn-in</u>

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

4.7.4 Electrical Circuits for High Temperature Reverse Bias Burn-in (Figure 5(a))

Not applicable.

4.7.5 <u>Electrical Circuits for Power Burn-in</u>

Circuits for use in performing the power burn-in tests are shown in Figure 5(b) of this specification.



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	MEAS.		LIM (NOT	ITS TE 6)	UNIT
			MIL-STD 883	FIG.	VALUE	(NOTE 1)	MIN	MAX	
1 to 4	Input Offset Voltage 1	V _{IO1}	4001	4(a)	E ₁ (V)	+ V _{CC} = 30V - V _{CC} = 0V V _{IN} = - 15V	- 5.0 (- 3.0)	+5.0 (+3.0)	mV
5 to 8	Input Offset Voltage 2	V _{IO2}	4001	4(a)	E ₂ (V)	+ V _{CC} = 2.0V - V _{CC} = - 28V V _{IN} = 13V	-5.0 (-3.0)	+5.0 (+3.0)	mV
9 to 12	Input Offset Voltage 3	V _{IO3}	4001	4(a)	E ₃ (V)	$+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN} = -1.4V$	-5.0 (-3.0)	+5.0 (+3.0)	mV
13 to 16	Input Offset Voltage 4	V _{IO4}	4001	4(a)	E ₄ (V)	+ V _{CC} = 2.5V - V _{CC} = - 2.5V V _{IN} = 1.1V	-5.0 (-3.0)	+5.0 (+3.0)	mV
17 to 20	Input Offset Current 1	I _{IO1}	4001	4(b)	E ₅ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = -15V	- 30 (- 20)	+30 (+20)	nA
21 to 24	Input Offset Current 2	I ₁₀₂	4001	4(b)	E ₆ (V)	+ V _{CC} = 2.0V - V _{CC} = -28V R _S = 20kΩ V _{IN} = 13V	- 30 (-20)	+30 (+20)	nA
25 to 28	Input Offset Current 3	I _{IO3}	4001	4(b)	E ₇ (V)	+ V _{CC} = 5.0V - V _{CC} = 0V R _S = 20kΩ V _{IN} = -1.4V	- 30 (-20)	+ 30 (+ 20)	nA
29 to 32	Input Offset Current 4	I _{IO4}	4001	4(b)	E ₈ (V)	+ $V_{CC} = 2.5V$ - $V_{CC} = -2.5V$ $R_{S} = 20k\Omega$ $V_{IN} = 1.1V$	- 30 (- 20)	+ 30 (+ 20)	nA
33 to 36	Input (Plus) Bias Current 1	_{+1B1}	4001	4(c)	E ₉ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = -15V	- 150 (- 100)	- 1.0	nA
37 to 40	Input (Plus) Bias Current 2	I _{+IB2}	4001	4(c)	E ₁₀ (V)	+ V_{CC} = 2.0V - V_{CC} = -28V R _S = 20kΩ V _{IN} = 13V	- 150 (- 100)	- 1.0	nA
41 to 44	Input (Plus) Bias Current 3	l _{+IB3}	4001	4(c)	E ₁₁ (V)	+ $V_{CC} = 5.0V$ - $V_{CC} = 0V$ $R_{S} = 20k\Omega$ $V_{IN} = -1.4V$	- 150 (- 100)	- 1.0	nA



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	MEAS. VALUE	TEST CONDITIONS (NOTE 1)		IITS FE 6)	UNIT
			883	FIG.	VALUE	(NOTE I)	MIN	MAX	
45 to 48	Input (Plus) Bias Current 4	_{+1B4}	4001	4(c)	E ₁₂ (V)	+ V _{CC} = 2.5V - V _{CC} = -2.5V R _S = 20kΩ V _{IN} = 1.1V	- 150 (- 100)	- 1.0	nA
49 to 52	Input (Minus) Bias Current 1	_ _{B1}	4001	4(d)	E ₁₃ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = - 15V	- 150 (- 100)	- 1.0	nA
53 to 56	Input (Minus) Bias Current 2	_{-1B2}	4001	4(d)	E ₁₄ (V)	+ V _{CC} = 2.0V - V _{CC} = -28V R _S = 20kΩ V _{IN} = 13V	- 150 (- 100)	- 1.0	nA
57 to 60	Input (Minus) Bias Current 3	_{-1B3}	4001	4(d)	E ₁₅ (V)	+ V_{CC} = 5.0V - V_{CC} = 0V R_{S} = 20k Ω V_{IN} = - 1.4V	- 150 (- 100)	- 1.0	nA
61 to 64	Input (Minus) Bias Current 4	_{-1B4}	4001	4(d)	E ₁₆ (V)	+ V _{CC} = 2.5V - V _{CC} = -2.5V R _S = 20kΩ V _{IN} = 1.1V	- 150 (- 100)	- 1.0	nA
65	Power Supply Current	ICC(-)	4005	4(e)	I _{CC(-)}	+ V _{CC} = 30V - V _{CC} = 0V	-	3.6 (3.0)	mA
66 to 69	Short Circuit Output Current (Plus)	I _{OS(+)}	3011	4(f)	los	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = - 25V Note 2	- 70 (- 65)	-	mA
70 to 73	Open Loop Voltage Gain (Plus) 1	+ A _{VS1}	4004	4(g)	E ₁₇ (V) E ₁₈ (V)		50	-	V/mV
74 to 77	Open Loop Voltage Gain (Plus) 2	+ A _{VS2}	4004	4(g)			50	-	V/mV



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	MEAS.			IITS FE 6)	UNIT
			MIL-STD 883	FIG.	VALUE	(NOTE 1)	MIN	MAX	
78 to 81	Open Loop Voltage Gain 1	A _{VS1}	4004	4(g)		$\label{eq:VC} \begin{split} &+ V_{CC} = 5.0V \\ &- V_{CC} = 0V \\ R_L = 11.1 k\Omega \\ V_{IN} = -2.5V \\ &+ V_{CC} = 5.0V \\ &- V_{CC} = 0V \\ R_L = 11.1 k\Omega \\ V_{IN} = -1.0V \end{split}$	10	-	V/mV
82 to 85	Open Loop Voltage Gain 2	A _{VS2}	4004	4(g)		$\label{eq:VCC} + V_{CC} = 5.0V \\ - V_{CC} = 0V \\ R_L = 2.05 k\Omega \\ V_{IN} = -2.5V \\ + V_{CC} = 5.0V \\ - V_{CC} = 0V \\ R_L = 2.05 k\Omega \\ V_{IN} = -1.0V \\ \end{tabular}$	10	-	V/mV
86 to 89	Power Supply Rejection Ratio (Plus)	+PSRR1	4003	4(h)			- 100	100	μ٧/٧
90 to 93	Common Mode Rejection Ratio	CMRR	4003	4(i)		+ $V_{CC} = 30V$ - $V_{CC} = 0V$ $V_{IN} = -15V$ + $V_{CC} = 2.0V$ - $V_{CC} = -28V$ $V_{IN} = 13V$	65	-	dB
94 to 97	Output Voltage Swing (Plus) 1	V _{OUT(+)1}	4004	4(g)	E ₂₉ (V)	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = - 30V R_L = 11.1kΩ	27	-	V
98 to 101	Output Voltage Swing (Plus) 2	V _{OUT(+)2}	4004	4(g)	E ₃₀ (V)	+ V _{CC} = 30V - V _{CC} = 0V V _{IN} = - 30V R_L = 2.05kΩ	26	-	V
102 to 105	Low Level Output Voltage 1	V _{OL1}	3007	4(j)	E ₃₁ (V)	+ $V_{CC} = 30V$ - $V_{CC} = 0V$ $I_{OUT} = 5.0mA$ $V_{IN} = 5.0V$ Note 3	-	- 1.5	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	MEAS. VALUE	TEST CONDITIONS (NOTE 1)		ITS TE 6)	UNIT
			883	TIQ.	VALUE	(NOTE I)	MIN	MAX	
106 to 109	Low Level Output Voltage 2	V _{OL2}	3007	4(j)	E ₃₂ (V)	+ $V_{CC} = 4.5V$ - $V_{CC} = 0V$ $I_{OUT} = 2.0\mu A$ $V_{IN} = 5.0V$ Note 3	-	0.4	V
110 to 113	Low Level Output Voltage 3	V _{OL3}	3007	4(j)	E ₃₃ (V)	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = 5.0V Notes 3 and 4	-	35	mV
114 to 117	High Level Output Voltage 1	V _{OH1}	3006	4(j)	E ₃₄ (V)	+ V_{CC} = 30V - V_{CC} = 0V I_{OUT} = 10mA V_{IN} = - 30V Note 3	27	-	V
118 to 121	High Level Output Voltage 2	V _{OH2}	3006	4(j)	E ₃₅ (V)	+ V_{CC} = 4.5V - V_{CC} = 0V I_{OUT} = 10mA V_{IN} = - 5.0V Note 3	2.4	-	V




TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS	LIM	ITS	UNIT
110.		OTWDOL	MIL-STD 883	FIG.	(NOTE 1)	MIN	MIN MAX	
122 to 125	Slew Rate (Plus)	SR(+)	4002	4(k)	+ V_{CC} = 30V - V_{CC} = 0V R_L = 2.0k Ω V_{IN} = 5.0V to 15V Square Note 5	0.2	-	V/µs
126 to 129	Slew Rate (Minus)	SR(−)	4002	4(k)	+ V_{CC} = 30V - V_{CC} = 0V R_L = 2.0k Ω V_{IN} = 15V to 5.0V Square Note 5	0.2	-	V/µs
130 to 133	Rise Time	tr	4002	4(k)	+ V_{CC} = 30V - V_{CC} = 0V R_L = 2.0k Ω V_{IN} = 50mV (Ref to 5.0V) Note 5	-	1.0	μs
134 to 137	Overshoot	OS	4002	4(k)	+ V _{CC} = 30V - V _{CC} = 0V R _L = 2.0kΩ V _{IN} = 50mV (Ref to 5.0V) Note 5	-	40	%

NOTES

1. Each amplifier shall be tested separately except for measurement of $I_{CC(-)}$. The amplifiers not under test shall be either maintained in a V_{IO} configuration such that the inputs are at the same common mode voltage as the DUT, or shall be maintained in the following configuration where V₁ is midway between +V_{CC} and -V_{CC}:-



For a.c. parameters the positive input shall be connected to Ground.

- 2. The duration of measurement of I_{OS} shall be \leq 25ms.
- 3. Interchange of forcing and measuring function is permitted.
- 4. For measurement of V_{DL3} a load of $10k\Omega$ shall be connected between output of DUT and Ground.
- 5. (i) Sample Test Inspection Level = II, AQL = 2.5%.
 - (ii) Input pulse rise time shall be \leq 50ns.
- 6. Limits without parenthesis are for all Variants. However, if parenthesised Limits are contained in a Limits Box, the Limits without parenthesis are for Variants 01 to 04, 09 and 11 and the Limits with parenthesis are for Variants 05 to 08, 10 and 12.



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST FIG.	MEAS.		•	IITS FE 6)	UNIT
			MIL-STD 883	FIG.	VALUE	(NOTE 1)	MIN	MAX	
1 to 4	Input Offset Voltage 1	V _{IO1}	4001	4(a)	E ₁ (V)	+ V _{CC} = 30V - V _{CC} = 0V V _{IN} = - 15V	- 7.0 (- 5.0)	+ 7.0 (+ 5.0)	mV
5 to 8	Input Offset Voltage 2	V _{IO2}	4001	4(a)	E ₂ (V)	$+ V_{CC} = 2.0V$ $- V_{CC} = -28V$ $V_{IN} = 13V$	- 7.0 (- 5.0)	+ 7.0 (+ 5.0)	mV
9 to 12	Input Offset Voltage 3	V _{IO3}	4001	4(a)	E ₃ (V)	$+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN} = -1.4V$	- 7.0 (-5.0)	+ 7.0 (+ 5.0)	mV
13 to 16	Input Offset Voltage 4	V _{IO4}	4001	4(a)	E ₄ (V)	+ V _{CC} = 2.5V - V _{CC} = - 2.5V V _{IN} = 1.1V	- 7.0 (-5.0)	+ 7.0 (+ 5.0)	mV
17 to 20	Input Offset Current 1	l _{IO1}	4001	4(b)	E ₅ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = - 15V	- 100 (-50)	+ 100 (+ 50)	nA
21 to 24	Input Offset Current 2	I ₁₀₂	4001	4(b)	E ₆ (V)	+ V _{CC} = 2.0V - V _{CC} = -28V R _S = 20kΩ V _{IN} = 13V	- 100 (-50)	+ 100 (+ 50)	nA
25 to 28	Input Offset Current 3	I _{IO3}	4001	4(b)	E ₇ (V)	+ V _{CC} = 5.0V - V _{CC} = 0V R _S = 20kΩ V _{IN} = -1.4V	- 100 (-50)	+ 100 (+ 50)	nA
29 to 32	Input Offset Current 4	I _{IO4}	4001	4(b)	E ₈ (V)	+ V _{CC} = 2.5V - V _{CC} = -2.5V R _S = 20kΩ V _{IN} = 1.1V	- 100 (- 50)	+ 100 (+ 50)	nA
33 to 36	Input (Plus) Bias Current 1	I _{+IB1}	4001	4(c)	E ₉ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = - 15V	- 300 (- 200)	- 1.0	nA
37 to 40	Input (Plus) Bias Current 2	_{+1B2}	4001	4(c)	E ₁₀ (V)	+ V_{CC} = 2.0V - V_{CC} = -28V R_{S} = 20kΩ V_{IN} = 13V	- 300 (- 200)	- 1.0	nA
41 to 44	Input (Plus) Bias Current 3	I _{+ IB3}	4001	4(c)	E ₁₁ (V)	+ $V_{CC} = 5.0V$ - $V_{CC} = 0V$ $R_S = 20k\Omega$ $V_{IN} = -1.4V$	- 300 (-200)	- 1.0	nA



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	MEAS. VALUE	TEST CONDITIONS (NOTE 1)	LIM (NOT		UNIT
			883	FIG.	VALUE	(NOTE I)	MIN	MAX	-
45 to 48	Input (Plus) Bias Current 4	_{+IB4}	4001	4(c)	E ₁₂ (V)	+ V _{CC} = 2.5V - V _{CC} = -2.5V R _S = 20kΩ V _{IN} = 1.1V	- 300 (- 200)	- 1.0	nA
49 to 52	Input (Minus) Bias Current 1	_{- IB1}	4001	4(d)	E ₁₃ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = - 15V	- 300 (-200)	- 1.0	nA
53 to 56	Input (Minus) Bias Current 2	_{-1B2}	4001	4(d)	E ₁₄ (V)	+ V_{CC} = 2.0V - V_{CC} = -28V R _S = 20kΩ V _{IN} = 13V	- 300 (- 200)	- 1.0	nA
57 to 60	Input (Minus) Bias Current 3	_{- IB3}	4001	4(d)	E ₁₅ (V)	+ V _{CC} = 5.0V - V _{CC} = 0V R _S = 20kΩ V _{IN} = -1.4V	- 300 (-200)	- 1.0	nA
61 to 64	Input (Minus) Bias Current 4	I <u>-</u> 1B4	4001	4(d)	E ₁₆ (V)	+ V_{CC} = 2.5V - V_{CC} = -2.5V R _S = 20kΩ V _{IN} = 1.1V	- 300 (- 200)	- 1.0	nA
65	Power Supply Current	lcc(-)	4005	4(e)	I _{CC(-)}	$+ V_{CC} = 30V$ $- V_{CC} = 0V$	-	4.0	mA
66 to 69	Short Circuit Output Current (Plus)	I _{OS(+)}	3011	4(f)	los	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = - 25V Note 2	- 70 (- 65)	-	mA
70 to 73	Open Loop Voltage Gain (Plus) 1	+ A _{VS1}	4004	4(g)	E ₁₇ (V) E ₁₈ (V)	$\begin{array}{l} + V_{CC} = 30V \\ - V_{CC} = 0V \\ R_L = 1.11 k\Omega \\ V_{IN} = - 26V \\ + V_{CC} = 30V \\ - V_{CC} = 0V \\ R_L = 1.11 k\Omega \\ V_{IN} = -1.0V \end{array}$	25	-	V/mV
74 to 77	Open Loop Voltage Gain (Plus) 2	+ A _{VS2}	4004	4(g)			25	-	V/mV



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	MEAS. VALUE	TEST CONDITIONS (NOTE 1)		ITS TE 6)	UNIT
			883	FIG.	VALUE	(NOTE I)	MIN	MAX	
78 to 81	Open Loop Voltage Gain 1	A _{VS1}	4004	4(g)	E ₂₁ (V) E ₂₂ (V)	$\begin{array}{l} + V_{CC} = 5.0V \\ - V_{CC} = 0V \\ R_L = 11.1 k\Omega \\ V_{IN} = - 2.5V \\ + V_{CC} = 5.0V \\ - V_{CC} = 0V \\ R_L = 11.1 k\Omega \\ V_{IN} = - 1.0V \end{array}$	10	-	V/mV
82 to 85	Open Loop Voltage Gain 2	A _{VS2}	4004	4(g)	E ₂₃ (V) E ₂₄ (V)	$ + V_{CC} = 5.0V - V_{CC} = 0V R_L = 2.05k\Omega V_{IN} = -2.5V + V_{CC} = 5.0V - V_{CC} = 0V R_L = 2.05k\Omega V_{IN} = -1.0V $	10	-	V/mV
86 to 89	Power Supply Rejection Ratio (Plus)	+PSRR1	4003	4(h)			- 100	100	μV/V
90 to 93	Common Mode Rejection Ratio	CMRR	4003	4(i)	E ₂₇ (V) E ₂₈ (V)	$-V_{CC} = 0V$ $V_{IN} = -15V$	65	-	dB
94 to 97	Output Voltage Swing (Plus) 1	V _{OUT(+)1}	4004	4(g)	E ₂₉ (V)	+ V _{CC} = 30V - V _{CC} = 0V V _{IN} = - 30V R _L = 11.1kΩ	27	-	V
98 to 101	Output Voltage Swing (Plus) 2	V _{OUT(+)2}	4004	4(g)	E ₃₀ (V)	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = - 30V R_L = 2.05kΩ	26	-	V
102 to 105	Low Level Output Voltage 1	V _{OL1}	3007	4(j)	E ₃₁ (V)	+ $V_{CC} = 30V$ - $V_{CC} = 0V$ $I_{OUT} = 5.0mA$ $V_{IN} = 5.0V$ Note 3	-	- 1.5	V



TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	MEAS. VALUE	TEST CONDITIONS (NOTE 1)		ITS FE 6)	UNIT
			883	na.	VALUE	(NOTE I)	MIN	MAX	
106 to 109	Low Level Output Voltage 2	V _{OL2}	3007	4(j)	E ₃₂ (V)	+ V_{CC} = 4.5V - V_{CC} = 0V I_{OUT} = 2.0 μ A V_{IN} = 5.0V Note 3	-	0.4	V
110 to 113	Low Level Output Voltage 3	V _{OL3}	3007	4(j)	E ₃₃ (V)	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = 5.0V Notes 3 and 4	-	35	mV
114 to 117	High Level Output Voltage 1	V _{OH1}	3006	4(j)	E ₃₄ (V)	+ V_{CC} = 30V - V_{CC} = 0V I _{OUT} = 10mA V_{IN} = - 30V Note 3	27	-	V
118 to 121	High Level Output Voltage 2	V _{OH2}	3006	4(j)	E ₃₅ (V)	+ V_{CC} = 4.5V - V_{CC} = 0V I_{OUT} = 10mA V_{IN} = -5.0V Note 3	2.4	-	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	MEAS. VALUE	TEST CONDITIONS		IITS TE 6)	UNIT
			883	FIG.	VALUE	(NOTE 1)	MIN	MAX	
1 to 4	Input Offset Voltage 1	V _{IO1}	4001	4(a)	E ₁ (V)	+ V _{CC} = 30V - V _{CC} = 0V V _{IN} = - 15V	-7.0 (-5.0)	+7.0 (+5.0)	mV
5 to 8	Input Offset Voltage 2	V _{IO2}	4001	4(a)	E ₂ (V)	+ V _{CC} = 2.0V - V _{CC} = - 28V V _{IN} = 13V	-7.0 (-5.0)	+7.0 (+5.0)	mV
9 to 12	Input Offset Voltage 3	V _{IO3}	4001	4(a)	E ₃ (V)	$+ V_{CC} = 5.0V$ - V_{CC} = 0V V_{IN} = -1.4V	-7.0 (-5.0)	+7.0 (+5.0)	mV
13 to 16	Input Offset Voltage 4	V _{IO4} ,	4001	4(a)	E ₄ (V)	$+ V_{CC} = 2.5V$ $- V_{CC} = -2.5V$ $V_{IN} = 1.1V$	-7.0 (-5.0)	+ 7.0 (+ 5.0)	mV
17 to 20	Input Offset Current 1	l _{IO1}	4001	4(b)	E ₅ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = - 15V	- 100 (-50)	+ 100 (+ 50)	nA
21 to 24	Input Offset Current 2	I ₁₀₂	4001	4(b)	E ₆ (V)	+ V _{CC} = 2.0V - V _{CC} = -28V R _S = 20kΩ V _{IN} = 13V	- 100 (-50)	+ 100 (+ 50)	nA
25 to 28	Input Offset Current 3	I _{IO3}	4001	4(b)	E ₇ (V)	+ V _{CC} = 5.0V - V _{CC} = 0V R _S = 20kΩ V _{IN} = -1.4V	- 100 (-50)	+ 100 (+ 50)	nA
29 to 32	Input Offset Current 4	I _{IO4}	4001	4(b)	E ₈ (V)	+ V_{CC} = 2.5V - V_{CC} = -2.5V R_{S} = 20kΩ V_{IN} = 1.1V	- 100 (-50)	+ 100 (+ 50)	nA
33 to 36	Input (Plus) Bias Current 1	I _{+IB1}	4001	4(c)	E ₉ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = - 15V	-300 (-200)	- 1.0	nA
37 to 40	Input (Plus) Bias Current 2	I _{+IB2}	4001	4(c)	E ₁₀ (V)	+ V_{CC} = 2.0V - V_{CC} = -28V R_{S} = 20kΩ V_{IN} = 13V	- 300 (- 200)	- 1.0	nA
41 to 44	Input (Plus) Bias Current 3	I _{+IB3}	4001	4(c)	E ₁₁ (V)	+ $V_{CC} = 5.0V$ - $V_{CC} = 0V$ $R_{S} = 20k\Omega$ $V_{IN} = -1.4V$	- 300 (-200)	- 1.0	nA



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	MEAS. VALUE		LIM (NOT	ITS TE 6)	UNIT
			883	гю.	VALUE	(NOTE 1)	MIN	MAX	
45 to 48	Input (Plus) Bias Current 4	_{+1B4}	4001	4(c)	E ₁₂ (V)	+ V _{CC} = 2.5V - V _{CC} = -2.5V R _S = 20kΩ V _{IN} = 1.1V	- 300 (-200)	- 1.0	nA
49 to 52	Input (Minus) Bias Current 1	I _{-IB1}	4001	4(d)	E ₁₃ (V)	+ V _{CC} = 30V - V _{CC} = 0V R _S = 20kΩ V _{IN} = - 15V	- 300 (-200)	- 1.0	nA
53 to 56	Input (Minus) Bias Current 2	i _{- 1B2}	4001	4(d)	E ₁₄ (V)	+ V_{CC} = 2.0V - V_{CC} = -28V R_{S} = 20k Ω V_{IN} = 13V	- 300 (- 200)	- 1.0	nA
57 to 60	Input (Minus) Bias Current 3	_{-1B3}	4001	4(d)	E ₁₅ (V)	+ $V_{CC} = 5.0V$ - $V_{CC} = 0V$ $R_{S} = 20k\Omega$ $V_{IN} = -1.4V$	- 300 (- 200)	- 1.0	nA
61 to 64	Input (Minus) Bias Current 4	l _{- 1B4}	4001	4(d)	E ₁₆ (V)	+ V _{CC} = 2.5V - V _{CC} = -2.5V R _S = 20kΩ V _{IN} = 1.1V	-300 (-200)	- 1.0	nA
65	Power Supply Current	lcc(-)	4005	4(e)	I _{CC(-)}	+ V _{CC} = 30V - V _{CC} = 0V	-	4.0	mA
66 to 69	Short Circuit Output Current (Plus)	l _{OS(+)}	3011	4(f)	los	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = - 25V Note 2	- 70	-	mA
70 to 73	Open Loop Voltage Gain (Plus) 1	+ A _{VS1}	4004	4(g)	E ₁₇ (V) E ₁₈ (V)		25	-	V/mV
74 to 77	Open Loop Voltage Gain (Plus) 2	+ A _{VS2}	4004	4(g)		+ $V_{CC} = 30V$ - $V_{CC} = 0V$ $R_L = 2.05k\Omega$ $V_{IN} = -20V$ + $V_{CC} = 30V$ - $V_{CC} = 0V$ $R_L = 2.05k\Omega$ $V_{IN} = -5.0V$	25	-	V/mV



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST	MEAS. VALUE		LIMITS (NOTE 6)		UNIT
			883	FIG.	VALUE	(NOTE 1)	MIN	MAX	
78 to 81	Open Loop Voltage Gain 1	A _{VS1}	4004	4(g)		$\begin{array}{l} + V_{CC} = 5.0V \\ - V_{CC} = 0V \\ R_L = 11.1 k\Omega \\ V_{IN} = -2.5V \\ + V_{CC} = 5.0V \\ - V_{CC} = 0V \\ R_L = 11.1 k\Omega \\ V_{IN} = -1.0V \end{array}$	10	-	V/mV
82 to 85	Open Loop Voltage Gain 2	A _{VS2}	4004	4(g)	E ₂₃ (V) E ₂₄ (V)	$\label{eq:VCC} \begin{split} &+ V_{CC} = 5.0V \\ &- V_{CC} = 0V \\ R_L = 2.05 k\Omega \\ V_{IN} = -2.5V \\ &+ V_{CC} = 5.0V \\ &- V_{CC} = 0V \\ R_L = 2.05 k\Omega \\ V_{IN} = -1.0V \end{split}$	10	-	V/mV
86 to 89	Power Supply Rejection Ratio (Plus)	+ PSRR1	4003	4(h)			- 100	100	μ٧/٧
90 to 93	Common Mode Rejection Ratio	CMRR	4003	4(i)		$ + V_{CC} = 30V - V_{CC} = 0V V_{IN} = -15V + V_{CC} = 2.0V - V_{CC} = -28V V_{IN} = 13V $	65	-	dB
94 to 97	Output Voltage Swing (Plus) 1	V _{OUT(+)1}	4004	4(g)	E ₂₉ (V)	+ V _{CC} = 30V - V _{CC} = 0V V _{IN} = - 30V R _L = 11.1kΩ	27	-	V
98 to 101	Output Voltage Swing (Plus) 2	V _{OUT(+)2}	4004	4(g)	E ₃₀ (V)	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = - 30V R_L = 2.05kΩ	26	-	V
102 to 105	Low Level Output Voltage 1	V _{OL1}	3007	4(j)	E ₃₁ (V)	+ $V_{CC} = 30V$ - $V_{CC} = 0V$ $I_{OUT} = 5.0mA$ $V_{IN} = 5.0V$ Note 3	-	- 1.5	V

NOTES: See Page 22.




TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

No.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	test Fig.	MEAS. VALUE	TEST CONDITIONS (NOTE 1)	LIMITS (NOTE 6)		UNIT
			883				MIN	MAX	
106 to 109	Low Level Output Voltage 2	V _{OL2}	3007	4(j)	E ₃₂ (V)	+ V_{CC} = 4.5V - V_{CC} = 0V I_{OUT} = 2.0 μ A V_{IN} = 5.0V Note 3	-	0.4	V
110 to 113	Low Level Output Voltage 3	V _{OL3}	3007	4(j)	E ₃₃ (V)	+ V_{CC} = 30V - V_{CC} = 0V V_{IN} = 5.0V Notes 3 and 4	-	35	mV
114 to 117	High Level Output Voltage 1	V _{OH1}	3006	4(j)	E ₃₄ (V)	+ V_{CC} = 30V - V_{CC} = 0V I_{OUT} = 10mA V_{IN} = - 30V Note 3	27	-	V
118 to 121	High Level Output Voltage 2	V _{OH2}	3006	4(j)	E ₃₅ (V)	+ $V_{CC} = 4.5V$ - $V_{CC} = 0V$ $I_{OUT} = 10mA$ $V_{IN} = -5.0V$ Note 3	2.3	-	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS




 V_{IO1} (mV) = E₁ (V), V_{IO2} (mV) = E₂ (V), V_{IO3} (mV) = E₃ (V), V_{IO4} (mV) = E₄ (V)

NOTES

1. All resistors to be 0.1% tolerance.

FIGURE 4(b) - INPUT OFFSET CURRENT



NOTES

1. All resistors to be 0.1% tolerance.






FIGURE 4(c) - INPUT (PLUS) BIAS CURRENT



NOTES

1. All resistors to be 0.1% tolerance.

FIGURE 4(d) - INPUT (MINUS) BIAS CURRENT



NOTES

1. All resistors to be 0.1% tolerance.




FIGURE 4(e) - SUPPLY CURRENT





FIGURE 4(f) - SHORT CIRCUIT OUTPUT CURRENT




NOTES

1. All resistors to be 0.1% tolerance.



FIGURE 4(g) - OUTPUT VOLTAGE SWING AND OPEN LOOP VOLTAGE GAIN




2.
$$+A_{VS1} = \frac{25}{E_{18} - E_{17}}$$
 $+A_{VS2} = \frac{15}{E_{20} - E_{19}}$
3. $A_{VS1} = \frac{2}{E_{22} - E_{21}}$ $A_{VS2} = \frac{2}{E_{24} - E_{23}}$

NOTES

- 1. All resistors to be 0.1% tolerance.
- 2. E_{17} to E_{24} inclusive in volts.

FIGURE 4(h) - POWER SUPPLY REJECTION RATIO




+ PSRR (μ V/V) = (E₂₅ (V) - E₂₆ (V)) 40

NOTES

- 1. All resistors to be 0.1% tolerance.
- 2. E_{25} , E_{26} are measured to 4 digits tolerance.



FIGURE 4(i) - COMMON MODE REJECTION RATIO



CMRR (dB) = 20Log
$$\frac{2.8 \times 10^4}{E_{27} (V) - E_{28} (V)}$$

where E_{27} (V) = E_1 (V) and E_{28} (V) = E_2 (V).

NOTES

1. Resistors of 49R9 at inputs shall be 0.01% tolerance matched to 0.001%. Remaining resistors shall be of 0.1% tolerance.




FIGURE 4(j) - OUTPUT VOLTAGE LOW AND HIGH LEVEL

NOTES

1. Resistors of 49R9 at inputs shall be 0.01% tolerance matched to 0.001%. Remaining resistors shall be of 0.1% tolerance.






FIGURE 4(k) - DYNAMIC TEST MEASUREMENT CIRCUIT



NOTES

1. Pulse Generator: rise time \leq 50ns, repetition rate 1.0kHz (max.).

2. All resistors are $\pm 0.1\%$ tolerance and capacitors are $\pm 10\%$ tolerance.



OVERSHOOT AND RISE TIME WAVEFORMS






TABLE 4 - PARAMETER DRIFT VALUES

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
9 to 12	Input Offset Voltage 3 Change	V _{IO3}	As per Table 2	As per Table 2	± 1.0	mV
25 to 28	Input Offset Current 3 Change	I _{IO3}	As per Table 2	As per Table 2	±5.0	nA
41 to 44	Input (Plus) Bias Current 3 Change	I _{+IB3}	As per Table 2	As per Table 2	±50	nA
57 to 60	Input (Minus) Bias Current 3 Change	I _{-IB3}	As per Table 2	As per Table 2	±50	nA

TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS


No.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 ± 5	°C
2	Supply Voltage	V _{CC}	± 15	V
3	Load Resistance	RL	10k	Ω
4	Source Resistance	R _S	1.0k	Ω
5	Supply Resistance	R _{SU}	5.0	Ω



FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS



NOTES

1. Remaining 3 amplifiers shall be connected as per Figure 5(b).



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 19000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.8.2 <u>Electrical Measurements at Intermediate Points during Endurance Tests</u>

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Tests (Part of Endurance Testing)

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(b) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(b) of this specification.

4.8.6 Conditions for High Temperature Storage Test (Part of Endurance Testing)

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

No.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	LIM (NOT	UNIT	
				CONDITIONO	MIN.	MAX.	
9 to 12	Input Offset Voltage 3	V _{IO3}	As per Table 2	As per Table 2	-5.0 (-3.0)	+5.0 (+3.0)	mV
25 to 28	Input Offset Current 3	I _{IO3}	As per Table 2	As per Table 2	-30 (-20)	+ 30 (+ 20)	nA
41 to 44	Input (Plus) Bias Current 3	l _{+ IB3}	As per Table 2	As per Table 2	- 150 (- 100)	- 1.0	nA
65	Power Supply Current	ICC(-)	As per Table 2	As per Table 2	-	3.6 (3.0)	mA
70 to 73	Open Loop Voltage Gain (Plus) 1	+ A _{VS1}	As per Table 2	As per Table 2	50	-	V/mV

NOTES

1. Limits without parenthesis are for all Variants. However, if parenthesised Limits are contained in a Limits Box, the Limits without parenthesis are for Variants 01 to 04, 09 and 11 and the Limits with parenthesis are for Variants 05 to 08, 10 and 12.