



**INTEGRATED CIRCUITS, SILICON MONOLITHIC, 32-BIT
SPARC EMBEDDED PROCESSOR
BASED ON TYPE TSC695F**

ESCC Detail Specification No. 9512/003

Issue 3	May 2012
---------	----------



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2012. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly by the use and application of this ESCC publication.

This publication, without prior permission of the European Space Agency and provided it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

DOCUMENTATION CHANGE NOTICE

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
697	Specification upissued to incorporate editorial and technical changes per DCR.

TABLE OF CONTENTS

1.	GENERAL	5
1.1	SCOPE	5
1.2	APPLICABLE DOCUMENTS	5
1.3	TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS	5
1.4	THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	MAXIMUM RATINGS	6
1.6	HANDLING PRECAUTIONS	6
1.7	PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION	7
1.8	FUNCTIONAL DIAGRAM	8
1.9	PIN ASSIGNMENT AND DESCRIPTION	8
1.10	INSTRUCTION SET AND TIMING DIAGRAMS	12
1.11	PROTECTION NETWORK	28
2.	REQUIREMENTS	29
2.1	GENERAL	29
2.1.1	Deviations from the Generic Specification	29
2.1.1.1	Deviations from Screening Tests	29
2.2	MARKING	29
2.3	ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES	29
2.3.1	Room Temperature Electrical Measurements	29
2.3.2	High and Low Temperatures Electrical Measurements	34
2.4	PARAMETER DRIFT VALUES	34
2.5	INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS	34
2.6	POWER BURN-IN CONDITIONS	35
2.7	OPERATING LIFE CONDITIONS	41
2.8	TOTAL DOSE IRRADIATION TESTING	41
2.8.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	41
2.8.2	Electrical Measurements for Total Dose Radiation Testing	41

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000.
- (b) MIL-STD-883, Test Method Standard for Microcircuits.

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 951200301R

- Detail Specification Reference : 9512003
- Component Type Variant Number : 01 (as required)
- Total Dose Radiation Level Letter : R (as required)

1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and Finish	Weight max (g)	Total Dose Radiation Level Letter (Note 2)
01	TSC695F	MQFP-F256	D2 (Note 1)	14	R [100kRAD(Si)]

NOTES:

1. The lead material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.
2. Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage. Functional performance for extended periods at the maximum ratings may adversely affect device reliability.

The maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in the Test Methods and Procedures of the applicable ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V_{DD}	-0.5 to 7	V	Note 1
Input Voltage Range	V_{IN}	-0.5 to $V_{DD}+0.5$	V	Note 2
Input Current Per Signal Pin Per Power Pin	I_{IN}	-10 to +10 -50 to +50	mAdc	
Output Current	I_{OUT}	-90 to +110	mAdc	Note 3
Device Power Dissipation	P_D	1.5	W	
Operating Temperature Range	T_{op}	-55 to +125	°C	T_{amb}
Storage Temperature Range	T_{stg}	-65 to +150	°C	
Junction Temperature	T_j	+165	°C	
Thermal Resistance, Junction-to-Case	$R_{th(j-c)}$	3	°C/W	
Soldering Temperature	T_{sol}	+265	°C	Note 4

NOTES:


1. Device is functional for $4.5 \leq V_{DD} \leq 5.5V$ with reference to $V_{SS} = 0V$.
2. $V_{DD}+0.5V$ shall not exceed +7V.
3. The maximum output current of any single output for a maximum duration of 1 second.
4. Duration 10 seconds maximum at a distance of not less than 1.6 mm from the device body and the same lead shall not be re-soldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 1000 Volts.

1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION
Multilayer Quad Flat Package (MQFP-F256) – 256 Flat Leads




Symbols	Dimensions mm		Notes
	Min	Max	
A	2.06	2.56	
A1	0.05	0.36	
c	0.1	0.2	1
D/E	53.23	55.74	
D1/E1	36.83	37.34	
e	0.508 BSC		1
f	0.15	0.25	1
L	8.2	9.2	1
N1/N2	31.9	32.11	3

NOTES:

1. Applies to all leads.
2. Terminal identification is specified by reference to the index corner as shown.
3. Each side (64 leads per side); this dimension is derived from 63 x dimension e.

1.8 FUNCTIONAL DIAGRAM



1.9 PIN ASSIGNMENT AND DESCRIPTION

Pin No.	Name/Function	Pin No.	Name/Function	Pin No.	Name/Function
1	GPI[NT]	21	V _{SSI}	41	V _{SSI}
2	GPI[7]	22	D[27]	42	D[15]
3	V _{DDO}	23	D[26]	43	D[14]
4	V _{SSO}	24	V _{DDO}	44	V _{DDO}
5	GPI[6]	25	V _{SSO}	45	V _{SSO}
6	GPI[5]	26	D[25]	46	D[13]
7	GPI[4]	27	D[24]	47	D[12]
8	GPI[3]	28	D[23]	48	D[11]
9	V _{DDO}	29	D[22]	49	D[10]
10	V _{SSO}	30	V _{DDO}	50	V _{DDO}
11	GPI[2]	31	V _{SSO}	51	V _{SSO}
12	GPI[1]	32	D[21]	52	D[9]
13	GPI[0]	33	D[20]	53	D[8]
14	D[31]	34	D[19]	54	D[7]
15	D[30]	35	D[18]	55	D[6]
16	V _{DDO}	36	V _{DDO}	56	V _{DDO}
17	V _{SSO}	37	V _{SSO}	57	V _{SSO}
18	D[29]	38	D[17]	58	D[5]
19	D[28]	39	D[16]	59	D[4]
20	V _{DDI}	40	V _{DDI}	60	D[3]

Pin No.	Name/Function	Pin No.	Name/Function	Pin No.	Name/Function
61	D[2]	93	V _{DDO}	125	V _{DDO}
62	V _{DDO}	94	V _{SSO}	126	V _{SSO}
63	V _{SSO}	95	RA[20]	127	RA[2]
64	[1]	96	RA[19]	128	RA[1]
65	D[0]	97	RA[18]	129	RA[0]
66	RSIZE[1]	98	V _{DDO}	130	V _{DDO}
67	RSIZE[0]	99	V _{SSO}	131	V _{SSO}
68	RASI[3]	100	RA[17]	132	RAPAR
69	V _{DDO}	101	RA[16]	133	RASPAR
70	V _{SSO}	102	RA[15]	134	DPAR
71	RASI[2]	103	V _{DDO}	135	V _{DDO}
72	RASI[1]	104	V _{SSO}	136	V _{SSO}
73	RASI[0]	105	RA[14]	137	SYSCLK
74	RA[31]	106	V _{DDI}	138	TDO
75	RA[30]	107	V _{SSI}	139	$\overline{\text{TRST}}$
76	V _{DDO}	108	RA[13]	140	TMS
77	V _{SSO}	109	RA[12]	141	TDI
78	RA[29]	110	V _{DDO}	142	TCK
79	RA[28]	111	V _{SSO}	143	CLK2
80	RA[27]	112	RA[11]	144	$\overline{\text{DRDY}}$
81	V _{DDO}	113	RA[10]	145	DMAAS
82	V _{SSO}	114	RA[9]	146	V _{DDO}
83	RA[26]	115	V _{DDO}	147	V _{SSO}
84	RA[25]	116	V _{SSO}	148	$\overline{\text{DMAGNT}}$
85	RA[24]	117	RA[8]	149	$\overline{\text{EXMCS}}$
86	V _{DDI}	118	RA[7]	150	V _{DDI}
87	V _{SSI}	119	RA[6]	151	V _{SSI}
88	V _{DDO}	120	V _{DDO}	152	$\overline{\text{DMAREQ}}$
89	V _{SSO}	121	V _{SSO}	153	$\overline{\text{BUSERR}}$
90	RA[23]	122	RA[5]	154	$\overline{\text{BUSRDY}}$
91	RA[22]	123	RA[4]	155	$\overline{\text{ROMWRT}}$
92	RA[21]	124	RA[3]	156	$\overline{\text{NOPAR}}$

Pin No.	Name/Function	Pin No.	Name/Function	Pin No.	Name/Function
157	$\overline{\text{SYSHALT}}$	189	V _{SSO}	221	$\overline{\text{MEMCS}}[7]$
158	$\overline{\text{CPUHALT}}$	190	RD	222	$\overline{\text{MEMCS}}[6]$
159	V _{DDO}	191	RLDSTO	223	$\overline{\text{MEMCS}}[5]$
160	V _{SSO}	192	LOCK	224	$\overline{\text{MEMCS}}[4]$
161	SYSERR	193	DXFER	225	$\overline{\text{MEMCS}}[3]$
162	SYSAV	194	$\overline{\text{MEXC}}$	226	V _{DDO}
163	EXTINT[4]	195	V _{DDO}	227	V _{SSO}
164	EXTINT[3]	196	V _{SSO}	228	$\overline{\text{MEMCS}}[2]$
165	EXTINT[2]	197	$\overline{\text{RESET}}$	229	$\overline{\text{MEMCS}}[1]$
166	EXTINT[1]	198	$\overline{\text{SYSRESET}}$	230	$\overline{\text{MEMCS}}[0]$
167	EXTINT[0]	199	BA[1]	231	V _{DDI}
168	V _{DDI}	200	BA[0]	232	V _{SSI}
169	V _{SSI}	201	CB[6]	233	$\overline{\text{OE}}$
170	EXTINTACK	202	CB[5]	234	V _{DDO}
171	$\overline{\text{IUERR}}$	203	V _{DDO}	235	V _{SSO}
172	V _{DDO}	204	V _{SSO}	236	$\overline{\text{MEMWR}}$
173	V _{SSO}	205	CB[4]	237	$\overline{\text{BUFFEN}}$
174	CPAR	206	CB[3]	238	DDIR
175	TXA	207	CB[2]	239	V _{DDO}
176	RXA	208	CB[1]	240	V _{SSO}
177	RXB	209	V _{DDO}	241	$\overline{\text{DDIR}}$
178	TXB	210	V _{SSO}	242	$\overline{\text{MHOLD}}$
179	$\overline{\text{IOWR}}$	211	CB[0]	243	$\overline{\text{MDS}}$
180	$\overline{\text{IOSEL}}[3]$	212	$\overline{\text{ALE}}$	244	WDCLK
181	V _{DDO}	213	V _{DDI}	245	IWDE
182	V _{SSO}	214	V _{SSI}	246	EWDINT
183	$\overline{\text{IOSEL}}[2]$	215	$\overline{\text{PROM8}}$	247	TMODE[1]
184	$\overline{\text{IOSEL}}[1]$	216	$\overline{\text{ROMCS}}$	248	TMODE[0]
185	$\overline{\text{IOSEL}}[0]$	217	$\overline{\text{MEMCS}}[9]$	249	DEBUG
186	WRT	218	V _{DDO}	250	INULL
187	$\overline{\text{WE}}$	219	V _{SSO}	251	DIA
188	V _{DDO}	220	$\overline{\text{MEMCS}}[8]$	252	V _{DDO}

Pin No.	Name/Function	Pin No.	Name/Function
253	V _{SSO}	255	INST
254	FLUSH	256	RTC

Signal	Type	Active	Description	
RA[31-0]	I/O		32-bit registered address bus	Output buffer: 400pF
RAPAR	I/O	High	Registered address bus parity	-
RASI[3-0]	I/O		4-bit registered address space identifier	-
RSIZE[1-0]	I/O		2-bit registered bus transaction size	-
RASPAR	I/O	High	Registered ASI and SIZE parity	-
CPAR	I/O	High	Control bus parity	-
D[31-0]	I/O		32-bit data bus	-
CB[6-0]	I/O		7-bit check data bus	-
DPAR	I/O	High	Data bus parity	-
RLDSTO	I/O	High	Registered atomic load-store	-
$\overline{\text{ALE}}$	O	Low	Address latch enable	-
DXFER	I/O	High	Data transfer	-
LOCK	I/O	High	Bus lock	-
RD	I/O	High	Read access	-
$\overline{\text{WE}}$	I/O	Low	Write enable	-
WRT	I/O	High	Advanced write	-
$\overline{\text{MHOLD}}$	O	Low	Memory bus hold	MHOLD + FHOLD + BHOLD + FCCV
$\overline{\text{MDS}}$	O	Low	Memory data strobe	-
$\overline{\text{MEXC}}$	O	Low	Memory exception	-
$\overline{\text{PROM8}}$	I	Low	Select 8-bit wide PROM	-
BA[1-0]	O		Latched address used for 8-bit wide boot PROM	-
$\overline{\text{ROMCS}}$	O	Low	PROM chip select	-
$\overline{\text{ROMWRT}}$	I	Low	ROM write enable	-
$\overline{\text{MEMCS}}[9-0]$	O	Low	Memory chip select	Output buffer: 400pF
$\overline{\text{MEMWR}}$	O	Low	Memory write strobe	Output buffer: 400pF
$\overline{\text{OE}}$	O	Low	Memory output enable	Output buffer: 400pF
$\overline{\text{BUFFEN}}$	O	Low	Data buffer enable	-
DDIR	O	High	Data buffer direction	-
$\overline{\text{DDIR}}$	O	Low	Data buffer direction	-
$\overline{\text{IOSEL}}[3-0]$	O	Low	I/O chip select	-
$\overline{\text{IOWR}}$	O	Low	I/O and exchange memory write strobe	-
$\overline{\text{EXMCS}}$	O	Low	Exchange memory chip select	-
$\overline{\text{BUSRDY}}$	I	Low	Bus ready	-
$\overline{\text{BUSERR}}$	I	Low	Bus error	-
$\overline{\text{DMAREQ}}$	I	Low	DMA request	-
$\overline{\text{DMAGNT}}$	O	Low	DMA grant	-
DMAAS	I	High	DMA address strobe	-
$\overline{\text{DRDY}}$	O	Low	Data ready during DMA access	-
$\overline{\text{IUERR}}$	O	Low	IU error	-
$\overline{\text{CPUHALT}}$	O	Low	Processor (IU & FPU) halt and freeze	-
SYSERR	O	High	System error	-
$\overline{\text{SYSHALT}}$	I	Low	System halt	-

Signal	Type	Active	Description	Signal
SYSAV	O	High	System availability	-
$\overline{\text{NOPAR}}$	I	Low	No parity	-
INULL	O	High	Integer unit nullify cycle	-
INST	O	High	Instruction fetch	Used to check the execute stage of IU instruction pipeline
FLUSH	O	High	FPU instruction flush	
DIA	O	High	Delay instruction annulled	
RTC	O	High	Real Time Clock Counter output	-
RxA/RxB	I		Receive data UART "A" and "B"	Input trigger
TxA/TxB	O		Transmit data UART "A" and "B"	-
GPI[7-0]	I/O		GPI input/output	Input trigger
GPIINT	O	High	GPI interrupt	-
EXTINT[4-0]	I		External interrupt	Input trigger
EXTINTACK	O	High	External interrupt acknowledge	-
IWDE	I	High	Internal watchdog enable	-
EWDINT	I	high	External watchdog input interrupt	Input trigger
WDCLK	I		Watchdog clock	-
CLK2	I		Double frequency clock	-
SYSCLK	O		System clock	-
$\overline{\text{RESET}}$	O	Low	Output reset	-
$\overline{\text{SYSRESET}}$	I	Low	System input reset	Input trigger
TMODE[1-0]	I		Factory test mode	Functional mode = 00
DEBUG	I	High	Software debug mode	-
TCK	I		Test (JTAG) clock	-
$\overline{\text{TRST}}$	I	Low	Test (JTAG) reset	Pull-up = 37k Ω
TMS	I		Test (JTAG) mode select	Pull-up = 37k Ω
TDI	I		Test (JTAG) data input	Pull-up = 37k Ω
TDO	O		Test (JTAG) data output	-
V _{DDI} /V _{SSI}			Main internal power	-
V _{DDO} /V _{SSO}			Output driver power	-

NOTES:

1. If not specified, the output buffer type is 150pF and the input buffer type is TTL.


1.10 INSTRUCTION SET AND TIMING DIAGRAMS

TSC695F instructions fall into six functional categories: load/store, arithmetic/logical/shift, control transfer, read/write control register, floating-point and miscellaneous. Refer to SPARC 7 Instruction-set Manual.


The latest revision of SPARC 7 Instruction-set Manual and the TSC695F SPARC 32-bit Space Processor User Manual are available at www.Atmel.com.

The timing diagrams applicable to parameters specified in this specification are as follows.


RAM FETCH, RAM LOAD AND RAM STORE SEQUENCE – N WAIT-STATES FOR READ, M WAIT-STATES FOR WRITE




RAM ATOMIC – LOAD – STORE BYTE SEQUENCE – 0 WAIT-STATES




RAM LOAD – DOUBLE AND RAM STORE – DOUBLE SEQUENCE – 0 WAIT-STATES




RAM LOAD WITH CORRECTABLE ERROR – 0 WAIT-STATES




RAM LOAD WITH UNCORRECTABLE ERROR – 0 WAIT-STATES




RAM LOAD WITH UNIMPLEMENTED AREA ACCESS - 0 WAIT-STATES




I/O STORE SEQUENCE WITH BUSRDY AND n WAIT-STATES (TIMING FOR 0 WAIT-STATE = TIMING FOR 1 WAIT-STATE)




I/O LOAD SEQUENCE WITH BUSRDY AND n WAIT-STATES (TIMING FOR 0 WAIT-STATE = TIMING FOR 1 WAIT-STATE)




EXCHANGE RAM STORE WITH BUSRDY AND n WAIT-STATES




EXCHANGE RAM LOAD WITH BUSRDY AND n WAIT-STATES




8-BIT BOOT PROM FETCH [OR LOAD WORD] - n WAIT-STATES




8-BIT BOOT PROM 2x STORE BYTE - n WAIT-STATES




DMA RAM LOAD WITH OR WITHOUT CORRECTABLE ERROR AND DMA RAM STORE - 0 WAIT-STATES




EDGE TRIGGERED INTERRUPT TIMING




HALT TIMING




EXTERNAL ERROR WITH HALT TIMING




RESET TIMING



TMS, TDI, TDO TIMING




SYSCLK TO CLK2 TIMING



NOTE:

Timings specified with respect to SYSCLK can be specified with respect to CLK2 by means of T69 and T70.

1.11 PROTECTION NETWORK



2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the applicable ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirements and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 Deviations from Screening Tests

(a) High Temperature Reverse Bias Burn-in and the subsequent Final Measurements for HTRB shall be omitted.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
Functional Test 1	-	3014	$V_{IL}=0.8V, V_{IH1}=2.2V, V_{IH2}=3V, V_{DD}=4.5V, V_{SS}=0V$ Note 2	-	-	-
Functional Test 2	-	3014	$V_{IL}=0.8V, V_{IH1}=2.2V, V_{IH2}=3V, V_{DD}=5V, V_{SS}=0V$ Note 2	-	-	-
Functional Test 3	-	3014	$V_{IL}=0.8V, V_{IH1}=2.2V, V_{IH2}=3V, V_{DD}=5.5V, V_{SS}=0V$ Note 2	-	-	-

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
Low Level Input Current 1	I_{IL1}	3009	$V_{IN}=0V, V_{DD}=5.5V, V_{SS}=0V$ Note 3	-	-10	μA
Low Level Input Current 2	I_{IL2}	3009	$V_{IN}=0V, V_{DD}=5.5V, V_{SS}=0V$ Note 3	-	-350	μA
High Level Input Current	I_{IH}	3010	$V_{IN}=5.5V, V_{DD}=5.5V, V_{SS}=0V$	-	10	μA
Low Level Output Voltage 1	V_{OL1}	3007	$V_{DD}=4.5V, V_{SS}=0V$ $I_{OL}=4mA$ Note 4	-	400	mV
Low Level Output Voltage 2	V_{OL2}	3007	$V_{DD}=4.5V, V_{SS}=0V$ $I_{OL}=12mA$ Note 4	-	400	mV
High Level Output Voltage 1	V_{OH1}	3006	$V_{DD}=4.5V, V_{SS}=0V$ $I_{OL}=-6mA$ Note 4	2.4	-	V
High Level Output Voltage 2	V_{OH2}	3006	$V_{DD}=4.5V, V_{SS}=0V$ $I_{OL}=-16mA$ Note 4	2.4	-	V
Output Leakage Current Third State, Low Level Applied	I_{OZL}	3020	Outputs disabled $V_{OUT}=0V, V_{DD}=5.5V$ $V_{SS}=0V$	-	-10	μA
Output Leakage Current Third State, High Level Applied	I_{OZH}	3021	Outputs disabled $V_{OUT}=V_{DD}=5.5V$ $V_{SS}=0V$	-	10	μA
Supply Current, Power Down	I_{DDPD}	3005	$V_{DD}=5.5V, V_{SS}=0V,$ $f=25MHz$ V_{DDI} Pins Power Down mode	-	41	mA
Supply Current, Operating	I_{DDOP}	3005	$V_{DD}=5.5V, V_{SS}=0V,$ $f=25MHz$ V_{DDI} Pins	-	41	mA
Input Capacitance	C_{IN}	3012	$V_{DD}=0V, V_{SS}=0V$ Note 5	-	7	pF
CLK2 Period	T_1	3003	$V_{DD}=4.5V$ and $5.5V,$ $V_{SS}=0V$ Note 6	20	-	ns
SYSClk Period	T_2	3003	$V_{DD}=4.5V$ and $5.5V,$ $V_{SS}=0V$ Note 6	40	-	ns
CLK2 High and Low Pulse Width	T_3	3003	$V_{DD}=4.5V$ and $5.5V,$ $V_{SS}=0V$ Note 6	9.75	-	ns
RA[31-0], RAPAR, RSIZE, RLDSTO and LOCK Output Delay from SYSClk + Edge	T_4	3003	$V_{DD}=4.5V$ and $5.5V,$ $V_{SS}=0V$ Note 7	-	6.5	ns
MEMCS[9-0], ROMCS, EXMCS Output Delay from SYSClk + Edge	T_5	3003	$V_{DD}=4.5V$ and $5.5V,$ $V_{SS}=0V$ Note 6	-	12.5	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
DDIR, $\overline{\text{DDIR}}$ Output Delay from SYSCLK + Edge	T ₆	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	15	ns
MEMWR and $\overline{\text{IOWR}}$ Output Delay from SYSCLK + and - Edges	T ₇	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 7	-	23.5	ns
$\overline{\text{OE}}$ High to Low Output Delay from SYSCLK + Edge	T ₈	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 7	-	20.5	ns
Data Setup Time during Load from SYSCLK + Edge 1	T ₉₋₁	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	11.5	-	ns
Data Setup Time during Load from SYSCLK + Edge 2	T ₉₋₂	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Notes 7, 8	9	-	ns
Data Hold Time during Load from SYSCLK + Edge	T ₁₀	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	5	-	ns
Data Output Delay from SYSCLK - Edge	T ₁₁	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 7	-	28	ns
Data Output Valid from SYSCLK + Edge	T ₁₂	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	8	-	ns
CB Output Delay from SYSCLK + Edge	T ₁₂	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	19	ns
$\overline{\text{ALE}}$ Output Delay from SYSCLK - Edge	T ₁₄	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	13	ns
$\overline{\text{BUFFEN}}$ High to Low Output Delay from SYSCLK + Edge	T ₁₅	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 7	-	21	ns
$\overline{\text{MHOLD}}$ Output Delay from SYSCLK + Edge	T ₁₆	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	12	ns
$\overline{\text{MDS}}$, $\overline{\text{DRDY}}$ Output Delay from SYSCLK + Edge	T ₁₇	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	15	ns
$\overline{\text{MEXC}}$ Output Delay from SYSCLK - Edge	T ₂₀	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	15	ns
RASI[3-0], RSIZE[1-0], RASPAR Setup Time from SYSCLK + Edge	T ₂₁	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	10	-	ns
RASI[3-0], RSIZE[1-0], RASPAR Hold Time from SYSCLK + Edge	T ₂₂	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	3	-	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
BOOT PROM Address Output Delay from SYSCLK + Edge	T ₂₃	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	13	ns
BUSRDY Setup Time from SYSCLK + Edge	T ₂₄	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	12	-	ns
BUSRDY Hold Time from SYSCLK + Edge	T ₂₅	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	0	-	ns
IOSEL[3-0] Output Delay from SYSCLK + Edge	T ₂₇	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	15	ns
DMAAS Setup Time from SYSCLK + Edge	T ₂₈	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	12	20	ns
DMAAS Hold Time from SYSCLK - Edge	T ₂₉	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	0	20	ns
DMAREQ Setup Time from SYSCLK + Edge	T ₃₀	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	12	-	ns
DMAGNT Output Delay from SYSCLK + Edge	T ₃₁	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	15	ns
RA[31-0], RAPAR, CPAR Setup Time from SYSCLK + Edge	T ₃₂	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	10	-	ns
RA[31-0], RAPAR, CPAR Hold Time from SYSCLK + Edge	T ₃₃	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	3	-	ns
TCK Period	T ₃₆	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	100	-	ns
TMS Setup Time from TCK + Edge	T ₃₇	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	10	-	ns
TMS Hold Time from TCK + Edge	T ₃₈	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	4	-	ns
TDI Setup Time from TCK + Edge	T ₃₉	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	10	-	ns
TDI Hold Time from TCK + Edge	T ₄₀	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	10	-	ns
TDO Output Delay from TCK - Edge	T ₄₁	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	20	ns
INULL Output Delay from SYSCLK + Edge	T ₄₆	3003	V _{DD} =4.5V and 5.5V, V _{SS} =0V Note 6	-	22	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions (Note 1)	Limits		Units
				Min	Max	
$\overline{\text{RESET}}$, $\overline{\text{CPUHALT}}$ Output Delay from SYSCLK + Edge	T_{48}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	-	22	ns
SYSERR, SYSAV Output Delay from SYSCLK + Edge	T_{49}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	-	20	ns
IUERR Output Delay from SYSCLK + Edge	T_{50}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	-	20	ns
EXTINT[4-0] Setup Time from SYSCLK - Edge	T_{52}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	12	-	ns
EXTINT[4-0] Hold Time from SYSCLK - Edge	T_{53}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	0	-	ns
EXTINTACK Output Delay from SYSCLK + Edge	T_{54}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	-	15	ns
$\overline{\text{OE}}$ Low to High Output Delay from SYSCLK + Edge (no DMA Mode)	T_{56}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	-	8.5	ns
BUFFEN Low to High Output Delay from SYSCLK + Edge	T_{57}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	-	9	ns
INST Output Delay from SYSCLK + Edge	T_{60}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	-	22	ns
Data Output Delay to Low-Z from SYSCLK + Edge	T_{61}	3003	$V_{DD}=4.5V$ and $5.5V$, $V_{SS}=0V$ Note 6	20	-	ns

NOTES:

- Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- Functional tests shall be performed at each supply voltage with $f_{\text{SYSCLK}} = 25\text{MHz}$, $t_r = t_f \leq 5\text{ns}$, $V_{IL} = 0.8V$, $V_{IH1} = 2.2V$, $V_{IH2} = 3V$, $V_{OL} \leq 1.45V$, $V_{OH} \geq 1.55V$.
 V_{IH2} applies to inputs $\overline{\text{RxA/RxB}}$, $\text{GPI}[7-0]$, $\text{EXTINT}[4-0]$, EWDINT , $\overline{\text{SYSRESET}}$. V_{IH1} applies to all other inputs.
Functionality per the timing diagrams specified herein shall be verified.
- I_{IL2} applies to inputs $\overline{\text{TRST}}$, TMS , TDI . I_{IL1} applies to all other inputs.
- V_{OL2} and V_{OH2} apply to outputs $\text{RA}[31-0]$, $\overline{\text{MEMCS}}[9-0]$, $\overline{\text{MEMWR}}$, $\overline{\text{OE}}$. V_{OL1} and V_{OH1} apply to all other outputs.
- Guaranteed but not tested.
- Parameter tested go-no-go at each supply voltage during AC testing with $f_{\text{SYSCLK}} = 25\text{MHz}$, $C_L = 50\text{pF}$, $V_{\text{ref}} = 2.5V$.
- Parameter recorded at each supply voltage during AC testing with $f_{\text{SYSCLK}} = 25\text{MHz}$, $C_L = 50\text{pF}$, $V_{\text{ref}} = 2.5V$.
- Parameter tested with following conditions: $\overline{\text{NOPAR}} = 0$, $\text{rpa} = \text{rec} = 0$ or 1
($\overline{\text{NOPAR}}$: No Parity Input Signal; rpa, rec: bit 13 and 14 of Memory Configuration Register)

2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at $T_{amb} = +125(+0 -5)^{\circ}C$ and $T_{amb} = -55(+5 -0)^{\circ}C$.

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22\pm3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value Δ	Absolute		
			Min	Max	
Low Level Input Current 1	I_{IL1}	± 0.1	-	-10	μA
High Level Input Current	I_{IH}	± 0.1	-	10	μA
Low Level Output Voltage 1	V_{OL1}	± 100	-	400	mV
Low Level Output Voltage 2	V_{OL2}	± 100	-	400	mV
High Level Output Voltage 1	V_{OH1}	± 0.1	2.4	-	V
High Level Output Voltage 2	V_{OH2}	± 0.1	2.4	-	V
Output Leakage Current Third State, Low Level Applied	I_{OZL}	± 0.1	-	-10	μA
Output Leakage Current Third State, High Level Applied	I_{OZH}	± 0.1	-	10	μA

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22\pm3^{\circ}C$.

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

2.6 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+125(+0 -3)	°C
Input CLK2	V_{IN}	V_{GEN1} (Note 1)	V
Input SYSRESET	V_{IN}	V_{GEN2} (Note 1)	V
All other Inputs and Outputs	V_{IN}, V_{OUT}	V_{DD}, V_{SS} (Note 1)	V
Pulse Voltage	V_{GEN1} V_{GEN2}	0V to V_{DD}	V
Pulse Frequency Square Wave	f_{GEN1} f_{GEN2}	1.65M 50.3 (Note 2) 50±15% Duty Cycle $tr = tf \leq 5ns$	Hz
Positive Supply Voltage V_{DDO}, V_{DDI}	V_{DD}	5 (+0.5, -0)	V
Negative Supply Voltage V_{SSO}, V_{SSI}	V_{SS}	0	V

NOTES:

1. All Inputs and Outputs shall be connected through a serial protection resistor/load as follows:

Pin	Signal	Wired to:	Serial Resistor
1	GPIINNT	V_{DD}	5.6kΩ
2	GPI[7]	V_{DD}	1kΩ
3	V_{DDO}	V_{DD}	N/A
4	V_{SSO}	V_{SS}	N/A
5	GPI[6]	V_{DD}	1kΩ
6	GPI[5]	V_{DD}	1kΩ
7	GPI[4]	V_{DD}	1kΩ
8	GPI[3]	V_{DD}	1kΩ
9	V_{DDO}	V_{DD}	N/A
10	V_{SSO}	V_{SS}	N/A
11	GPI[2]	V_{DD}	1kΩ
12	GPI[1]	V_{DD}	1kΩ
13	GPI[0]	V_{DD}	1kΩ
14	D[31]	V_{DD}	1kΩ
15	D[30]	V_{DD}	1kΩ
16	V_{DDO}	V_{DD}	N/A
17	V_{SSO}	V_{SS}	N/A
18	D[29]	V_{SS}	1kΩ
19	D[28]	V_{SS}	1kΩ
20	V_{DDI}	V_{DD}	N/A
21	V_{SSI}	V_{SS}	N/A
22	D[27]	V_{SS}	1kΩ
23	D[26]	V_{DD}	1kΩ
24	V_{DDO}	V_{DD}	N/A
25	V_{SSO}	V_{SS}	N/A
26	D[25]	V_{SS}	1kΩ

Pin	Signal	Wired to:	Serial Resistor
27	D[24]	V _{SS}	1kΩ
28	D[23]	V _{DD}	1kΩ
29	D[22]	V _{SS}	1kΩ
30	V _{DDO}	V _{DD}	N/A
31	V _{SSO}	V _{SS}	N/A
32	D[21]	V _{SS}	1kΩ
33	D[20]	V _{DD}	1kΩ
34	D[19]	V _{DD}	1kΩ
35	D[18]	V _{SS}	1kΩ
36	V _{DDO}	V _{DD}	N/A
37	V _{SSO}	V _{SS}	N/A
38	D[17]	V _{SS}	1kΩ
39	D[16]	V _{SS}	1kΩ
40	V _{DDI}	V _{DD}	N/A
41	V _{SSI}	V _{SS}	N/A
42	D[15]	V _{SS}	1kΩ
43	D[14]	V _{SS}	1kΩ
44	V _{DDO}	V _{DD}	N/A
45	V _{SSO}	V _{SS}	N/A
46	D[13]	V _{SS}	1kΩ
47	D[12]	V _{SS}	1kΩ
48	D[11]	V _{SS}	1kΩ
49	D[10]	V _{SS}	1kΩ
50	V _{DDO}	V _{DD}	N/A
51	V _{SSO}	V _{SS}	N/A
52	D[9]	V _{SS}	1kΩ
53	D[8]	V _{DD}	1kΩ
54	D[7]	V _{SS}	1kΩ
55	D[6]	V _{SS}	1kΩ
56	V _{DDO}	V _{DD}	N/A
57	V _{SSO}	V _{SS}	N/A
58	D[5]	V _{DD}	1kΩ
59	D[4]	V _{SS}	1kΩ
60	D[3]	V _{SS}	1kΩ
61	D[2]	V _{SS}	1kΩ
62	V _{DDO}	V _{DD}	N/A
63	V _{SSO}	V _{SS}	N/A
64	D[1]	V _{SS}	1kΩ
65	D[0]	V _{SS}	1kΩ
66	RSIZE[1]	V _{DD}	5.6kΩ
67	RSIZE[0]	V _{DD}	5.6kΩ
68	RASI[3]	V _{DD}	5.6kΩ
69	V _{DDO}	V _{DD}	N/A
70	V _{SSO}	V _{SS}	N/A
71	RASI[2]	V _{DD}	5.6kΩ
72	RASI[1]	V _{DD}	5.6kΩ
73	RASI[0]	V _{DD}	5.6kΩ

Pin	Signal	Wired to:	Serial Resistor
74	RA[31]	V _{DD}	5.6kΩ
75	RA[30]	V _{DD}	5.6kΩ
76	V _{DDO}	V _{DD}	N/A
77	V _{SSO}	V _{SS}	N/A
78	RA[29]	V _{DD}	5.6kΩ
79	RA[28]	V _{DD}	5.6kΩ
80	RA[27]	V _{DD}	5.6kΩ
81	V _{DDO}	V _{DD}	N/A
82	V _{SSO}	V _{SS}	N/A
83	RA[26]	V _{DD}	5.6kΩ
84	RA[25]	V _{DD}	5.6kΩ
85	RA[24]	V _{DD}	5.6kΩ
86	V _{DDI}	V _{DD}	N/A
87	V _{SSI}	V _{SS}	N/A
88	V _{DDO}	V _{DD}	N/A
89	V _{SSO}	V _{SS}	N/A
90	RA[23]	V _{DD}	5.6kΩ
91	RA[22]	V _{DD}	5.6kΩ
92	RA[21]	V _{DD}	5.6kΩ
93	V _{DDO}	V _{DD}	N/A
94	V _{SSO}	V _{SS}	N/A
95	RA[20]	V _{DD}	5.6kΩ
96	RA[19]	V _{DD}	5.6kΩ
97	RA[18]	V _{DD}	5.6kΩ
98	V _{DDO}	V _{DD}	N/A
99	V _{SSO}	V _{SS}	N/A
100	RA[17]	V _{DD}	5.6kΩ
101	RA[16]	V _{DD}	5.6kΩ
102	RA[15]	V _{DD}	5.6kΩ
103	V _{DDO}	V _{DD}	N/A
104	V _{SSO}	V _{SS}	N/A
105	RA[14]	V _{DD}	5.6kΩ
106	V _{DDI}	V _{DD}	N/A
107	V _{SSI}	V _{SS}	N/A
108	RA[13]	V _{DD}	5.6kΩ
109	RA[12]	V _{DD}	5.6kΩ
110	V _{DDO}	V _{DD}	N/A
111	V _{SSO}	V _{SS}	N/A
112	RA[11]	V _{DD}	5.6kΩ
113	RA[10]	V _{DD}	5.6kΩ
114	RA[9]	V _{DD}	5.6kΩ
115	V _{DDO}	V _{DD}	N/A
116	V _{SSO}	V _{SS}	N/A
117	RA[8]	V _{DD}	5.6kΩ
118	RA[7]	V _{DD}	5.6kΩ
119	RA[6]	V _{DD}	5.6kΩ
120	V _{DDO}	V _{DD}	N/A

Pin	Signal	Wired to:	Serial Resistor
121	V _{SSO}	V _{SS}	N/A
122	RA[5]	V _{DD}	5.6kΩ
123	RA[4]	V _{DD}	5.6kΩ
124	RA[3]	V _{DD}	5.6kΩ
125	V _{DDO}	V _{DD}	N/A
126	V _{SSO}	V _{SS}	N/A
127	RA[2]	V _{DD}	5.6kΩ
128	RA[1]	V _{DD}	5.6kΩ
129	RA[0]	V _{DD}	5.6kΩ
130	V _{DDO}	V _{DD}	N/A
131	V _{SSO}	V _{SS}	N/A
132	RAPAR	V _{DD}	5.6kΩ
133	RASPAR	V _{DD}	5.6kΩ
134	DPAR	V _{DD}	1kΩ
135	V _{DDO}	V _{DD}	N/A
136	V _{SSO}	V _{SS}	N/A
137	SYSCLK	V _{DD}	5.6kΩ
138	TDO	V _{DD}	5.6kΩ
139	TRST	V _{SS}	1kΩ
140	TMS	V _{DD}	1kΩ
141	TDI	V _{DD}	1kΩ
142	TCK	V _{DD}	1kΩ
143	CLK2	V _{GEN1}	1kΩ
144	DRDY	V _{DD}	5.6kΩ
145	DMAAS	V _{SS}	1kΩ
146	V _{DDO}	V _{DD}	N/A
147	V _{SSO}	V _{SS}	N/A
148	DMAGNT	V _{DD}	5.6kΩ
149	EXMCS	V _{DD}	5.6kΩ
150	V _{DDI}	V _{DD}	N/A
151	V _{SSI}	V _{SS}	N/A
152	DMAREQ	V _{DD}	1kΩ
153	BUSERR	V _{DD}	1kΩ
154	BUSRDY	V _{DD}	1kΩ
155	ROMWRT	V _{DD}	1kΩ
156	NOPAR	V _{SS}	1kΩ
157	SYSHALT	V _{DD}	1kΩ
158	CPUHALT	V _{DD}	5.6kΩ
159	V _{DDO}	V _{DD}	N/A
160	V _{SSO}	V _{SS}	N/A
161	SYSERR	V _{DD}	5.6kΩ
162	SYSAV	V _{DD}	5.6kΩ
163	EXTINT[4]	V _{DD}	1kΩ
164	EXTINT[3]	V _{DD}	1kΩ
165	EXTINT[2]	V _{DD}	1kΩ
166	EXTINT[1]	V _{DD}	1kΩ

Pin	Signal	Wired to:	Serial Resistor
167	EXTINT[0]	V _{DD}	1kΩ
168	V _{DDI}	V _{DD}	N/A
169	V _{SSI}	V _{SS}	N/A
170	EXTINTACK	V _{DD}	5.6kΩ
171	I _{UERR}	V _{DD}	5.6kΩ
172	V _{DDO}	V _{DD}	N/A
173	V _{SSO}	V _{SS}	N/A
174	CPAR	V _{DD}	5.6kΩ
175	TXA	V _{DD}	5.6kΩ
176	RXA	V _{DD}	1kΩ
177	RXB	V _{DD}	1kΩ
178	TXB	V _{DD}	5.6kΩ
179	I _{OWR}	V _{DD}	5.6kΩ
180	I _{OSEL} [3]	V _{DD}	5.6kΩ
181	V _{DDO}	V _{DD}	N/A
182	V _{SSO}	V _{SS}	N/A
183	I _{OSEL} [2]	V _{DD}	5.6kΩ
184	I _{OSEL} [1]	V _{DD}	5.6kΩ
185	I _{OSEL} [0]	V _{DD}	5.6kΩ
186	WRT	V _{DD}	5.6kΩ
187	WE	V _{DD}	5.6kΩ
188	V _{DDO}	V _{DD}	N/A
189	V _{SSO}	V _{SS}	N/A
190	RD	V _{DD}	5.6kΩ
191	RLDSTO	V _{DD}	5.6kΩ
192	LOCK	V _{DD}	5.6kΩ
193	DXFER	V _{DD}	5.6kΩ
194	MEXC	V _{DD}	5.6kΩ
195	V _{DDO}	V _{DD}	N/A
196	V _{SSO}	V _{SS}	N/A
197	RESET	V _{DD}	5.6kΩ
198	SYSRESET	V _{GEN2}	1kΩ
199	BA[1]	V _{DD}	5.6kΩ
200	BA[0]	V _{DD}	5.6kΩ
201	CB[6]	V _{SS}	1kΩ
202	CB[5]	V _{SS}	1kΩ
203	V _{DDO}	V _{DD}	N/A
204	V _{SSO}	V _{SS}	N/A
205	CB[4]	V _{SS}	1kΩ
206	CB[3]	V _{DD}	1kΩ
207	CB[2]	V _{SS}	1kΩ
208	CB[1]	V _{DD}	1kΩ
209	V _{DDO}	V _{DD}	N/A
210	V _{SSO}	V _{SS}	N/A
211	CB[0]	V _{SS}	1kΩ
212	ALE	V _{DD}	5.6kΩ

Pin	Signal	Wired to:	Serial Resistor
213	V _{DDI}	V _{DD}	N/A
214	V _{SSI}	V _{SS}	N/A
215	PROM8	V _{DD}	1kΩ
216	ROMCS	V _{DD}	5.6kΩ
217	MEMCS[9]	V _{DD}	5.6kΩ
218	V _{DDO}	V _{DD}	N/A
219	V _{SSO}	V _{SS}	N/A
220	MEMCS[8]	V _{DD}	5.6kΩ
221	MEMCS[7]	V _{DD}	5.6kΩ
222	MEMCS[6]	V _{DD}	5.6kΩ
223	MEMCS[5]	V _{DD}	5.6kΩ
224	MEMCS[4]	V _{DD}	5.6kΩ
225	MEMCS[3]	V _{DD}	5.6kΩ
226	V _{DDO}	V _{DD}	N/A
227	V _{SSO}	V _{SS}	N/A
228	MEMCS[2]	V _{DD}	5.6kΩ
229	MEMCS[1]	V _{DD}	5.6kΩ
230	MEMCS[0]	V _{DD}	5.6kΩ
231	V _{DDI}	V _{DD}	N/A
232	V _{SSI}	V _{SS}	N/A
233	OE	V _{DD}	5.6kΩ
234	V _{DDO}	V _{DD}	N/A
235	V _{SSO}	V _{SS}	N/A
236	MEMWR	V _{DD}	5.6kΩ
237	BUFFEN	V _{DD}	5.6kΩ
238	DDIR	V _{DD}	5.6kΩ
239	V _{DDO}	V _{DD}	N/A
240	V _{SSO}	V _{SS}	N/A
241	DDIR	V _{DD}	5.6kΩ
242	MHOLD	V _{DD}	5.6kΩ
243	MDS	V _{DD}	5.6kΩ
244	WDCLK	V _{SS}	1kΩ
245	IWDE	V _{SS}	1kΩ
246	EWDINT	V _{SS}	1kΩ
247	TMODE[1]	V _{SS}	1kΩ
248	TMODE[0]	V _{SS}	1kΩ
249	DEBUG	V _{SS}	1kΩ
250	INULL	V _{DD}	5.6kΩ
251	DIA	V _{DD}	5.6kΩ
252	V _{DDO}	V _{DD}	N/A
253	V _{SSO}	V _{SS}	N/A
254	FLUSH	V _{DD}	5.6kΩ
255	INST	V _{DD}	5.6kΩ
256	RTC	V _{DD}	5.6kΩ

2. $f_{GEN2} = f_{GEN1} / 2^{15}$.

2.7 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

2.8 TOTAL DOSE IRRADIATION TESTING

2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+22 ± 3	°C
Input CLK2	V_{IN}	V_{GEN1} (Note 1)	V
All other Inputs and Outputs	V_{IN}, V_{OUT}	V_{DD}, V_{SS} (Note 1)	V
Pulse Voltage	V_{GEN1}	0V to V_{DD}	V
Pulse Frequency Square Wave	f_{GEN1}	≤100 50±15% Duty Cycle $t_r = t_f \leq 500ns$	Hz
Positive Supply Voltage V_{DDO}, V_{DDI}	V_{DD}	5 (+0.5, -0)	V
Negative Supply Voltage V_{SSO}, V_{SSI}	V_{SS}	0	V

NOTES:

- All Inputs and Outputs shall be connected through a serial protection resistor/load as defined for burn-in with the exception that Pin 198, $\overline{SYSRESET}$, shall be connected to V_{SS} through a 1kΩ serial resistor.

2.8.2 Electrical Measurements for Total Dose Radiation Testing

Prior to, during and on completion of irradiation testing the devices shall successfully meet Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at $T_{amb} = +22\pm3^\circ C$.

The characteristics, test methods, conditions and limits shall be as per the corresponding test defined in Room Temperature Electrical Measurements.