

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC, QUAD BIPOLAR VOLTAGE COMPARATOR, BASED ON TYPES LM139 AND LM139A ESCC Detail Specification No. 9103/004

ISSUE 1 October 2002





ESCC Detail Specification

| PAGE | ii |
|-------|----|
| ISSUE | 1 |

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or allleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 42

INTEGRATED CIRCUITS, SILICON MONOLITHIC, QUAD BIPOLAR VOLTAGE COMPARATOR, BASED ON TYPES LM139 AND LM139A ESA/SCC Detail Specification No. 9103/004



space components coordination group

| 12-14-14-14-14-14-14-14-14-14-14-14-14-14- | | Approved by | |
|--|------------|---------------|------------------------------------|
| Issue/Rev. | Date | SCCG Chairman | ESA Director General or his Deputy |
| Issue 2 | March 1995 | Ponomical | Hom |
| | | | |
| | | | |



PAGE 2

ISSUE 2

DOCUMENTATION CHANGE NOTICE

| | | <u> </u> | JMENTATION CHANGE NOTICE | |
|--------|------|-------------------------|---|------------------|
| Rev. | Rev. | | CHANGE | Approved |
| Letter | Date | Reference | Item | DCR No. |
| | | This Issue supersed | es Issue 1 and incorporates all modifications defined in | |
| | | Revisions 'A', 'B', 'C' | and 'D' to Issue 1 and the following DCR's:- | |
| | | Cover Page | | None |
| | | DCN | | None |
| | | Table 1(a) | : Lead Material column heading amended | 221144 |
| | | | : For Variants 01 to 06, "(a)" added to Figure | 221144 |
| | | T .1.1. 4 (b.) | : Variants 07 to 10 added | 221144 |
| | | Table 1(b) | : Nos. 1, 3, 4, 6 and 7, Symbol amended | 221144 |
| | | | : No. 5, Characteristics amended. Ratings and Notes added for Variants 07 to 10 | 221144 |
| | | | : No. 6, Note reference amended | 221144 |
| | | | : No. 7, "T _{amb} " added to Remarks | 221144 |
| | | | : No. 9, existing temperature referenced to FP and DIP, | 221144 |
| | | | new temperature added for CCP and Note 3 reference amended to "5" | |
| | | | : Note 1 amended | 221144 |
| | | | : Notes 2 and 3 renumbered as "4" and "5" and new | 221144 |
| | | | Notes 2 and 3 added | |
| | | | : New Note 5, text deleted and new text added | 221144 |
| | | | : New Note 6 added | 221144 |
| | | Figure 1 | : Title amended and Undertitle added | 221144 |
| | | | : Existing slope allocated to Variants 01 to 06 and new slopes added | 221144 |
| | | Figure 2(a) | : Title amended and Sub-title added | 221144 |
| | | | : Imperial dimensions deleted | 221144 |
| | | | : Notes moved and standardised | 221144 |
| | | Figures 2(b), 2(c) | : Added | 221144 |
| | | Figure 2 | : Notes consolidated onto 1 page | 221144 |
| | | Figure 3(a) | : Title added to existing drawing | 221144 |
| · | | | : New Title and drawing added | 221144 |
| | | Figure O(d) | : Pin assignment added | 221144 |
| | | Figure 3(d) Para. 3 | : Pin functions added : "I _O ", "I _I " and "V _S " abbreviations amended | 23724 221144 |
| | | raia. o | : "V _T " abbreviation added | 221144 |
| | | Para. 4.3.2 | : Text amended | 221144 |
| | | Para. 4.4.2 | : Text amended | 221144 |
| | | Para. 4.5.1 | : Text deleted and new text added | 23724 |
| | | Para. 4.5.2 | : Text amended | 221144 |
| | | Para. 4.5.5 | : Deleted in toto | 23724 |
| | | Para. 4.7.2 | : Renumbered to "4.7.3" and text amended | 221144 |
| | | | : New Para. added | 221144 |
| | | Para. 4.7.3 | : Renumbered to "4.7.5" and text amended | 221144 |
| | | Para. 4.7.4 | : New Para. added | 221144 |
| | | Table 2 | : Note 5 amended | 221144 |
| | 1 | Table 5(a) | : Entry added | 221144 |
| | | Table 5 | : Renumbered to "5(b)" and Title amended | 221144 |
| | | Figure 5(a) | : Entry added | 221144 |
| | | Figure 5 | : Renumbered to "5(b)" and Title amended | 221144 |
| i | | Para. 4.8.2 | : Second sentence added : In second sentence, 5 changed to "5(b)" | 221144 221144 |
| | | ala 3. 7.0.4 & 4.0.0 | . In second sentence, a changed to s(b) | 221144 |
| L | I | | | T |



PAGE 2A

ISSUE 2

DOCUMENTATION CHANGE NOTICE

| DOCUMENTATION CHANGE NOTICE | | | | |
|-----------------------------|--------------|------------------------|---|------------------|
| Rev. Letter | Rev. Date | Reference | CHANGE Item | Approved DCR No. |
| | | Para. 4.8.6 Table 6 | : Second sentence amended : Note amended | 23724 221144 |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |



PAGE 3

ISSUE 2

TABLE OF CONTENTS

| | | <u>Page</u> |
|-------|---|-------------|
| 1. | GENERAL | 5 |
| 1.1 | Scope | 5 |
| 1.2 | Component Type Variants | 5 |
| 1.3 | Maximum Ratings | 5 |
| 1.4 | Parameter Derating Information | 5 |
| 1.5 | Physical Dimensions | 5 |
| 1.6 | Pin Assignment | 5 |
| 1.7 | Truth Table | 5 |
| 1.8 | Circuit Schematic | 5 |
| 1.9 | Functional Diagram | 5 |
| 2. | APPLICABLE DOCUMENTS | 15 |
| 3. | TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS | 15 |
| 4. | REQUIREMENTS | 15 |
| 4.1 | General | 15 |
| 4.2 | Deviations from Generic Specification | 15 |
| 4.2.1 | Deviations from Special In-process Controls | 15 |
| 4.2.2 | Deviations from Final Production Tests | 15 |
| 4.2.3 | Deviations from Burn-in and Electrical Measurements | 15 |
| 4.2.4 | Deviations from Qualification Tests | 15 |
| 4.2.5 | Deviations from Lot Acceptance Tests | 15 |
| 4.3 | Mechanical Requirements | 16 |
| 4.3.1 | Dimension Check | 16 |
| 4.3.2 | Weight | 16 |
| 4.4 | Materials and Finishes | 16 |
| 4.4.1 | Case | 16 |
| 4.4.2 | Lead Material and Finish | 16 |
| 4.5 | Marking | 16 |
| 4.5.1 | General | 16 |
| 4.5.2 | Lead Identification | 16 |
| 4.5.3 | The SCC Component Number | 17 |
| 4.5.4 | Traceability Information | 17 |
| 4.6 | Electrical Measurements | 17 |
| 4.6.1 | Electrical Measurements at Room Temperature | 17 |
| 4.6.2 | Electrical Measurements at High and Low Temperatures | 17 |
| 4.6.3 | Circuits for Electrical Measurements | 17 |
| 4.7 | Burn-in Tests | 17 |
| 4.7.1 | Parameter Drift Values | 17 |
| 4.7.2 | Conditions for High Temperature Reverse Bias Burn-in | 17 |
| 4.7.3 | Conditions for Power Burn-in | 17 |
| 4.7.4 | Electrical Circuits for High Temperature Reverse Bias Burn-in | 17 |
| 4.7.5 | Electrical Circuits for Power Burn-in | 17 |
| 4.8 | Environmental and Endurance Tests | 41 |
| 4.8.1 | Electrical Measurements on Completion of Environmental Tests | 41 |
| 4.8.2 | Electrical Measurements at Intermediate Points during Endurance Tests | 41 |
| 4.8.3 | Electrical Measurements on Completion of Endurance Tests | 41 |
| 4.8.4 | Conditions for Operating Life Tests | 41 |
| 4.8.5 | Electrical Circuits for Operating Life Tests | 41 |
| 4.8.6 | Conditions for High Temperature Storage Test | 41 |



PAGE 4

ISSUE 2

| TABLE | <u>is</u> | <u>Page</u> |
|-------|--|-------------|
| 1(a) | Type Variants | 6 |
| 1(b) | Maximum Ratings | 7 |
| 2 | Electrical Measurements at Room Temperature, d.c. Parameters | 18 |
| | Electrical Measurements at Room Temperature, a.c. Parameters | 22 |
| 3(a) | Electrical Measurements at High Temperature | 23 |
| 3(b) | Electrical Measurements at Low Temperature | 27 |
| 4 | Parameter Drift Values | 39 |
| 5(a) | Conditions for High Temperature Reverse Bias Burn-in | 39 |
| 5(b) | Conditions for Power Burn-in and Operating Life Tests | 39 |
| 6 | Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing | 42 |
| FIGUE | <u>IES</u> | |
| 1 | Parameter Derating Information | 8 |
| 2 | Physical Dimensions | 9 |
| 3(a) | Pin Assignment | 13 |
| 3(b) | Truth Table | 13 |
| 3(c) | Circuit Schematic | 14 |
| 3(d) | Functional Diagram | 14 |
| 4 | Circuits for Electrical Measurements | 31 |
| 5(a) | Electrical Circuit for High Temperature Reverse Bias Burn-in | 40 |
| 5(b) | Electrical Circuit for Power Burn-in and Operating Life Tests | 40 |

APPENDICES (Applicable to specific Manufacturers only)

None.



PAGE

ISSUE 2

5

1. **GENERAL**

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, Quad Bipolar Voltage Comparator, based on Types LM139 and LM139A. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

1.4 PARAMETER DERATING INFORMATION

The parameter derating information of the integrated circuits specified herein is shown in Figure 1.

1.5 PHYSICAL DIMENSIONS

The physical dimensions of the integrated circuits specified herein are shown in Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE (FIGURE 3(b))

Not applicable.

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

PAGE 6

ISSUE 2

TABLE 1(a) - TYPE VARIANTS

| VARIANT | BASED ON TYPE | CASE | FIGURE | LEAD MATERIAL AND/OR FINISH |
|---------|------------------|--------------|--------|--------------------------------|
| 01 | LM139 | D.I.L. | 2(a) | D2 |
| 02 | LM139 | D.I.L. | 2(a) | D3 or D4 |
| 03 | LM139A | D.I.L. | 2(a) | D2 |
| 04 | LM139A | D.I.L. | 2(a) | D3 or D4 |
| . 05 | LM139 | D.I.L. | 2(a) | G4 |
| 06 | LM139A | D.I.L. | 2(a) | G4 |
| 07 | LM139 | FLAT | 2(b) | G4 |
| 08 | LM139A | FLAT | 2(b) | G4 |
| 09 | LM139 | CHIP CARRIER | 2(c) | 2 |
| 10 | LM139A | CHIP CARRIER | 2(c) | 2 |



PAGE 7

TABLE 1(b) - MAXIMUM RATINGS

| No. | CHARACTERISTICS | SYMBOL | MAXIMUM RATINGS | UNIT | REMARKS |
|-----|--|--------------------|--------------------------|------|--------------------------------------|
| 1 | Supply Voltage Range | V _{CC} | 32 or ±16 | ٧ | - |
| 2 | Differential Input Voltage Range | V _{ID} | 30 | ٧ | - |
| 3 | Output Sink Current | l _{OUT} | 35 | mA | - |
| 4 | Input Voltage Range | V _{IN} | -0.3 to +30 | ٧ | - |
| 5 | Power Dissipation Variants 01 to 06 Variants 07 and 08 Variants 09 and 10 Variants 09 and 10 | P _D | 900 800 550 300 | mW | Note 1 Note 1 Note 2 Note 3 |
| 6 | Output Short Circuit Duration | I _{OS(t)} | Indefinite | - | Note 4 |
| 7 | Operating Temperature Range | T _{op} | 55 to + 125 | °C | T _{amb} |
| 8 | Storage Temperature Range | T _{stg} | -55 to +150 | °C | - |
| 9 | Soldering Temperature For FP and DIP For CCP | T _{sol} | + 300 + 245 | °C | Note 5 Note 6 |

NOTES

- 1. At T_{amb} = +25°C. For derating at T_{amb} > +25°C, see Figure 1.
- 2. At T_{amb} = +25°C when mounted on a ceramic substrate of dimensions 15×15×0.6mm. For derating at T_{amb} > +25°C, see Figure 1.
- 3. At $T_{amb} = +25$ °C without substrate.
- 4. No protection exists for short circuits to the positive supply. Short circuits from the output to V_{IN+} can cause excessive heating and eventual destruction.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.




PAGE

ISSUE 2

8

FIGURE 1 - PARAMETER DERATING INFORMATION



Power Dissipation versus Temperature




PAGE

ISSUE 2

9

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - DUAL-IN-LINE PACKAGE, 14 PIN



| SYMBOL | MILLIMETRES | | NOTES |
|----------|-------------|---------|-------|
| STIVIBUL | MIN | MAX | NOTES |
| Α | - | 5.08 | |
| A1 | - | 2.03 | |
| b | 0.381 | 0.508 | 8 |
| В | - | 1.77 | |
| c | 0.204 | 0.304 | 8 |
| е | 2.54 T | YPICAL | 6, 9 |
| E | 6.30 די | YPICAL | |
| E1 | 7.62 | 8.25 | |
| L | 2.5 | 3.9 | 8 |
| L1 | - | 0.76 | 12 |
| Q | 0.51 | - | 3 |
| S | Note 13 | Note 13 | 7 |
| α | 0° | 15° | 10 |




PAGE 10

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - FLAT PACKAGE, 14-PIN



| SYMBOL | MILLIMETRES | | NOTES |
|----------|--------------|--------|-------|
| STIVIBUL | MIN | MAX | NOTES |
| Α | 1.53 | 2.15 | |
| b | 0.36 | 0.48 | 8 |
| С | 0.11 | 0.17 | 8 |
| D | 9.42 | 9.90 | 4 |
| E | 6.23 | 6.60 | |
| E1 | 7.00 TYPICAL | | 4 |
| е | 1.27 T\ | /PICAL | 5, 9 |
| L | 6.10 | 9.14 | 8 |
| L1 | 18.93 | 25.38 | |
| Q . | 0.51 | 1.02 | 2 |
| S | - | 1.14 | 7 |





PAGE 11

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20-TERMINAL





| SYMBOL | MILLIMETRES | | NOTES |
|----------|--------------|------|-------|
| STIVIBUL | MIN. | MAX. | NOTES |
| Α | 8.69 | 9.09 | |
| В | 7.80 | 9.09 | |
| С | 0.25 | 0.51 | 14 |
| D | 0.89 | 1.14 | 15 |
| E | 1.14 | 1.40 | 8 |
| F | 0.56 | 0.71 | 8 |
| G | 1.27 TYPICAL | | 5, 9 |
| Н | 1.63 | 2.54 | |



PAGE 12

ISSUE 2

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(c) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown in Figure 2(c).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of its true longitudinal position relative to Pins 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 12 spaces for flat and dual-in-line packages.
 16 spaces for chip carrier packages.
- 10. Lead centre when α is 0°.
- The lead profile is not required for the transition from B to b.
 The outline of the end pins in the case of F.105A may differ from that of the others.
- 12. The spacing between leads is measured within the area of L1.
- 13. Case F.105 : S between e/2 and e (1.27mm < Z < 2.54mm). Case F.105A : S less than e/2 (S < 1.27mm).
- 14. Index corner only 2 dimensions.
- 15. 3 non-index corners 6 dimensions.




PAGE 13

ISSUE 2

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE AND FLAT PACKAGE

CHIP CARRIER PACKAGE



FLAT PACKAGE AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE AND **DUAL-IN-LINE PIN OUTS** 9 10 11 12 13 14 CHIP CARRIER PIN OUTS 3 10 12 13 14 16 18 19 20

FIGURE 3(b) - TRUTH TABLE

Not applicable.

1



PAGE 14

ISSUE 2

FIGURE 3(c) - CIRCUIT SCHEMATIC





FIGURE 3(d) - FUNCTIONAL DIAGRAM





PAGE 15

ISSUE 2

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:-

 V_T = Test Voltage.

 $I_{OS(t)}$ = Output Short Circuit Duration.

I_{CC} = Supply Current.

 V_{CC} = Supply Voltage of the device under test.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 <u>DEVIATIONS FROM GENERIC SPECIFICATION</u>

4.2.1 <u>Deviations from Special In-process Controls</u>

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in and Electrical Measurements (Chart III)

(a) Para. 7.1.1(a), "High Temperature Reverse Bias" test and subsequent electrical measurements related to this test shall be omitted.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.



PAGE 16

ISSUE 2

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 2.0 grammes for the dual-in-line package, 1.0 grammes for the flat package and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit-sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the lead material shall be Type 'D' or Type 'G' with either Type '2', Type '3 or 4' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages, the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700 and the following paragraphs. When the component is too small to accommodate all of the marking as specified, as much as space permits shall be marked and the marking information, in full, shall accompany the component in its primary package.

The information to be marked and the order of precedence, shall be as follows:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 <u>Lead Identification</u>

For dual-in-line and flat packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined in Figure 2(c).



PAGE 17

ISSUE 2

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

| | <u>910300402B</u> |
|---|-------------------|
| Detail Specification Number | |
| Type Variant (see Table 1(a)) | |
| Testing Level (B or C, as applicable) ——— | |

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Tables 3(a) and 3(b). The measurements shall be performed at $T_{amb} = +125(+0-5)$ and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at T_{amb} = +22 ±3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for High Temperature Reverse Bias Burn-in (Table 5(a))

Not applicable.

4.7.3 Conditions for Power Burn-in

The requirements for power burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for power burn-in shall be as specified in Table 5(b) of this specification.

4.7.4 Electrical Circuits for High Temperature Reverse Bias Burn-in (Figure 5(a))

Not applicable.

4.7.5 Electrical Circuits for Power Burn-in

Circuits for use in performing the power burn-in tests are shown in Figure 5(b) of this specification.



PAGE 18

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

| | | | <u> </u> | <u> </u> | | | | | |
|----------------|---------------------------|-------------------|---------------------------|--------------|------------------|--|-----|--------------|------|
| No. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | TEST FIG. | MEAS. VALUE | TEST CONDITIONS (NOTES 1 AND 2) | | ITS [E 5) | UNIT |
| | | | 883 | 1101 | | (110 1 20 1 7 11 13 2) | MIN | MAX | |
| 1 to 4 | Input Offset Voltage 1 | V _{IO1} | 4001 | 4(a) | E ₁ | $+V_{CC} = 30V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{L} = 30V$ $V_{T} = 15V$ | - | 5.0 (2.0) | mV |
| 5 to 8 | Input Offset Voltage 2 | V _{IO2} | 4001 | 4(a) | E ₂ | $+ V_{CC} = 2.0V$ $- V_{CC} = -28V$ $V_{IN+} = 0V$ $V_{L} = 2.0V$ $V_{T} = -13V$ | - | 5.0 (2.0) | mV |
| 9 to 12 | Input Offset Voltage 3 | V _{IO3} | 4001 | 4(a) | E ₃ | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{L} = 5.0V$ $V_{T} = 1.4V$ | - | 5.0 (2.0) | mV |
| 13 to 16 | Input Offset Voltage 4 | V _{IO4} | 4001 | 4(a) | E ₄ | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 0V$ $V_{L} = 2.0V$ $V_{T} = -1.6V$ | 1 | 5.0 (2.0) | mV |
| 17 to 20 | Input Bias Current +1 | I _{B1+} | 4001 | 4(b) | E ₅ + | $+V_{CC} = 30V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 100mV$ $(V_{IN-} = -100mV)$ | - | 100 | nA |
| 21 to 24 | Input Bias Current +2 | l _{B2+} | 4001 | 4(b) | E ₆ + | $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN+} = 0V$ $V_{IN-} = 100mA$ $(V_{IN-} = -100mV)$ | - | 100 | nA |
| 25 to 28 | Input Bias Current +3 | l _{B3 +} | 4001 | 4(b) | E ₇ + | $+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 100mV$ $(V_{IN-} = -100mV)$ | - | 100 | nA |
| 29 to 32 | Input Bias Current +4 | I _{B4 +} | 4001 | 4(b) | E ₈ + | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 0V$ $V_{IN-} = 100mV$ $(V_{IN-} = -100mV)$ | - | 100 | nA |



PAGE 19

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | TEST FIG. | MEAS. VALUE | TEST CONDITIONS (NOTES 1 AND 2) | | IITS (E 5) | UNIT |
|----------------|---------------------------|-------------------|---------------------------|--------------|------------------|--|--------|---------------|------|
| | | | 883 | FIG. | VALUE | (NOTES TAND 2) | MIN | MAX | |
| 33 to 36 | Input Bias Current -1 | l _{B1 –} | 4001 | 4(b) | E ₅ - | $+ V_{CC} = 30V$ $- V_{CC} = 0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | - - | 100 | nA |
| 37 to 40 | Input Bias Current -2 | l _{B2} – | 4001 | 4(b) | E ₆ - | $+ V_{CC} = 2.0V$ $- V_{CC} = -28V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | • | 100 | nA |
| 41 to 44 | Input Bias Current -3 | l _{B3} – | 4001 | 4(b) | E ₇ - | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | 1 | 100 | nA |
| 45 to 48 | Input Bias Current -4 | l _{B4} | 4001 | 4(b) | E ₈ - | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | 1 | 100 | nA |
| 49 to 52 | Input Offset Current 1 | l _{IO1} | 4001 | 4(c) | E ₅ + | $\begin{split} + V_{CC} &= 30V \\ - V_{CC} &= 0V \\ V_{IN+} &= 0V \\ V_{IN-} &= 100mV \\ (V_{IN-} &= -100mV) \\ + V_{CC} &= 30V \\ - V_{CC} &= 0V \\ V_{IN+} &= 100mV \\ V_{IN-} &= 0V \\ (V_{IN+} &= -100mV) \end{split}$ | - | 25 | nA |
| 53 to 56 | Input Offset Current 2 | I _{IO2} | 4001 | 4(c) | E ₆ + | $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN} - = 100mV$ $V_{IN} + = 0V$ $(V_{IN} - = -100mV)$ $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN} + = 100mV$ $V_{IN} - = 0V$ $(V_{IN} - = -100mV)$ | - | 25 | nA |



PAGE 20

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | TEST CONDITIONS | | IITS TE 5) | UNIT |
|----------------|---------------------------|-------------------|----------------|------|------------------|--|-----|---------------|------|
| | | | MIL-STD 883 | FIG. | VALUE | (NOTES 1 AND 2) | MIN | MAX | |
| 57 to 60 | Input Offset Current 3 | I _{IO3} | 4001 | 4(c) | E ₇ + | $\begin{split} + & V_{CC} = 5.0V \\ - & V_{CC} = 0V \\ V_{IN+} = 0V \\ V_{IN-} = 100mV \\ (V_{IN-} = -100mV) \\ + & V_{CC} = 5.0V \\ - & V_{CC} = 0V \\ V_{IN+} = 100mV \\ V_{IN-} = 0V \\ (V_{IN+} = -100mV) \end{split}$ | • | 25 | nA |
| 61 to 64 | Input Offset Current 4 | I _{IO4} | 4001 | 4(c) | E ₈ + | $\begin{split} + V_{CC} &= 2.0 V \\ - V_{CC} &= -3.0 V \\ V_{IN+} &= 0 V \\ V_{IN-} &= 100 m V \\ (V_{IN-} &= -100 m V) \\ + V_{CC} &= 2.0 V \\ - V_{CC} &= -3.0 V \\ V_{IN+} &= 100 m V \\ V_{IN-} &= 0 V \\ (V_{IN+} &= -100 m V) \end{split}$ | • | 25 | nA |
| 65 to 68 | Output Leakage Current | lol | 4001 | 4(d) | E ₉ | $+V_{CC} = 0V$ $-V_{CC} = -30V$ $V_{IN+} = -29V$ $V_{IN-} = -30V$ $V_{O} = 0V$ | - | 1.0 | μА |
| 69 to 72 | Input Leakage Current | + l _{IL} | - | 4(e) | E ₁₀ | $+V_{CC} = 2.0V$ $-V_{CC} = -34V$ $V_{IN+} = 0V$ $V_{IN-} = -34V$ | - | 1.0 | μА |
| 73 to 76 | Input Leakage Current | – I _{IL} | - | 4(e) | E ₁₁ | $+V_{CC} = 2.0V$ $-V_{CC} = -34V$ $V_{IN+} = -34V$ $V_{IN-} = 0V$ | - | 1.0 | μА |
| 77 | Supply Current 1 | I _{CC1} | - | 4(f) | E ₁₂ | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN} = 0V$ $V_{D} = -1.5V$ | - | 2.0 | mA |
| 78 | Supply Current 2 | I _{CC2} | - | 4(f) | E ₁₃ | $+V_{CC} = 30V$ $-V_{CC} = 0V$ $V_{IN} = 0V$ $V_{D} = -1.5V$ | - | 3.0 | mA |



PAGE 21

ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | TEST CONDITIONS | | IITS (E 5) | UNIT |
|----------------|----------------------------------|------------------|----------------|------|-----------------|--|-----|---------------|------|
| 1,0. | 012440121401100 | 011112011 | MIL-STD 883 | FIG. | VALUE | (NOTES 1 AND 2) | MIN | MAX | ONT |
| 79 to 82 | Saturation Voltage 1 | V _{OL1} | - | 4(g) | E ₁₄ | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 1.0V$ $I(V_O) = 4.0mA$ | - | 400 | mV |
| 83 to 86 | Saturation Voltage 2 | V _{OL2} | - | 4(g) | E ₁₅ | $+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 1.0V$ $I(V_O) = 8.0mA$ | - | 1.5 | V |
| 87 to 90 | Voltage Gain | A _{VS} | 4004 | 4(h) | E ₁₆ | $+V_{CC} = 15V \\ -V_{CC} = 0V \\ V_{L} = 15V \\ V_{T} = 1.0V \\ +V_{CC} = 15V \\ -V_{CC} = 0V \\ V_{L} = 15V \\ V_{T} = 11V$ | 50 | - | V/mV |
| 91 to 94 | Common Mode Rejection Ratio 1 | C _{MR1} | 4003 | 4(i) | E ₃ | $\begin{split} &+ V_{CC} = 5.0 V \\ &- V_{CC} = 0 V \\ &V_{IN+} = 0 V \\ &V_{L} = 5.0 V \\ &V_{T} = 1.4 V \\ &+ V_{CC} = 2.0 V \\ &- V_{CC} = -3.0 V \\ &V_{IN+} = 0 V \\ &V_{L} = 2.0 V \\ &V_{T} = -1.6 V \end{split}$ | 70 | - | dΒ |
| 95 to 98 | Common Mode Rejection Ratio 2 | C _{MR2} | 4003 | 4(i) | E ₁ | $+V_{CC} = 30V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{L} = 30V$ $V_{T} = 15V$ Note 3 $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN+} = 0V$ $V_{L} = 2.0V$ $V_{T} = -13V$ Note 3 | 76 | • | dB |



PAGE 22 ISSUE 2

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | MEAS. | TEST CONDITIONS | LIM | ITS | UNIT |
|------------------|----------------------------------|-------------------|----------------|------|-----------------|--|-----|-----|------|
| INO. | CHARACTERISTICS | STIVIBOL | MIL-STD 883 | FIG. | VALUE | (NOTES 1 AND 2) | MIN | MAX | ONIT |
| 99 to 102 | Response Time (Low to High) 1 | t _{rLH1} | <u>-</u> | 4(j) | E ₁₈ | $+V_{CC}$ = 5.0V V_{IN} = 100mV R_L = 5.1k Ω V_{OD} = 5.0mV Note 4 | - | 5.0 | μѕ |
| 103 to 106 | Response Time (Low to High) 2 | t _{rLH2} | - | 4(j) | E ₁₉ | $+V_{CC}$ = 5.0V V_{IN} = 100mV R_L = 5.1k Ω V_{OD} = 50mV Note 4 | - | 0.8 | μѕ |
| 107 to 110 | (High to Low) 1 | t _{rHL1} | <u>-</u> | 4(j) | E ₂₀ | + V_{CC} = 5.0V V_{IN} = 100mV R_L = 5.1k Ω V_{OD} = 5.0mV Note 4 | - | 2.5 | µs |
| 111 to 114 | (High to Low) 2 | t _{rHL2} | : | 4(j) | E ₂₁ | + V_{CC} = 5.0V V_{IN} = 100mV R_L = 5.1k Ω V_{OD} = 50mV Note 4 | - | 0.8 | μs |

NOTES

- 1. Adjust the signal generator so that V_{IN} is a 100mV pulse train with a 10µs pulse width at 50kHz, t_r and t_f <10ns and Z_O = 50 Ω .
- 2. All resistor tolerances are $\pm 1\%$ and all capacitor tolerances are $\pm 10\%$.
- 3. C_{MR1} and C_{MR2} shall be calculated using data from input offset voltage measurements.
- 4. Measurements performed on a sample basis LTPD7 or less.
- 5. Limits without parenthesis are for all Variants. However, if parenthesised Limits are contained in a Limits Box, the Limits without parenthesis are for Variants 01, 02, 05, 07 and 09 and the Limits with parenthesis are for Variants 03, 04, 06, 08 and 10.



PAGE 23

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | TEST FIG. | MEAS. VALUE | TEST CONDITIONS (NOTES 1 AND 2) | LIM (NO | | UNIT |
|----------------|---------------------------|-------------------|---------------------------|--------------|------------------|--|------------|--------------|------|
| | | | 883 | 110. | VALUE | (140120 17110 2) | MIN | MAX | |
| 1 to 4 | Input Offset Voltage 1 | V _{IO1} | 4001 | 4(a) | E ₁ | $+ V_{CC} = 30V$ $- V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{L} = 30V$ $V_{T} = 15V$ | 1 | 7.0 (4.0) | mV |
| 5 to 8 | Input Offset Voltage 2 | V _{IO2} | 4001 | 4(a) | E ₂ | $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN+} = 0V$ $V_{L} = 2.0V$ $V_{T} = -13V$ | - | 7.0 (4.0) | mV |
| 9 to 12 | Input Offset Voltage 3 | V _{IO3} | 4001 | 4(a) | Е3 | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{L} = 5.0V$ $V_{T} = 1.4V$ | • | 7.0 (4.0) | mV |
| 13 to 16 | Input Offset Voltage 4 | V _{IO4} | 4001 | 4(a) | E ₄ | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 0V$ $V_{L} = 2.0V$ $V_{T} = -1.6V$ | • | 7.0 (4.0) | mV |
| 17 to 20 | Input Bias Current +1 | l _{B1+} | 4001 | 4(b) | E ₅ + | $+V_{CC} = 30V$ $-V_{CC} = 0V$ $V_{IN} + = 0V$ $V_{IN} = 100mV$ $(V_{IN} = -100mV)$ | - | 100 | nA |
| 21 to 24 | Input Bias Current +2 | l _{B2+} | 4001 | 4(b) | E ₆ + | $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN+} = 0V$ $V_{IN-} = 100mA$ $(V_{IN-} = -100mV)$ | • | 100 | nA |
| 25 to 28 | Input Bias Current +3 | l _{B3+} | 4001 | 4(b) | E ₇ + | $+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 100mV$ $(V_{IN-} = -100mV)$ | - | 100 | nA |
| 29 to 32 | Input Bias Current +4 | l _{B4} + | 4001 | 4(b) | E ₈ + | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 0V$ $V_{IN-} = 100mV$ $(V_{IN-} = -100mV)$ | - | 100 | nA |



PAGE 24

ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | TEST FIG. | MEAS. VALUE | TEST CONDITIONS (NOTES 1 AND 2) | | IITS TE 5) | UNIT |
|----------------|---------------------------|-------------------|---------------------------|--------------|------------------|--|-----|---------------|------|
| | | | 883 | ria. | VALUE | (NOTES 1 AND 2) | MIN | MAX | |
| 33 to 36 | Input Bias Current -1 | l _{B1} – | 4001 | 4(b) | E ₅ – | $+ V_{CC} = 30V$ $- V_{CC} = 0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | - | 100 | nA |
| 37 to 40 | Input Bias Current -2 | l _{B2} – | 4001 | 4(b) | E ₆ – | $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | - | 100 | nA |
| 41 to 44 | Input Bias Current -3 | l _{B3} – | 4001 | 4(b) | E ₇ - | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | - | 100 | nA |
| 45 to 48 | Input Bias Current -4 | l _{B4} | 4001 | 4(b) | E ₈ - | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | - | 100 | nA |
| 49 to 52 | Input Offset Current 1 | I _{IO1} | 4001 | 4(c) | E ₅ + | $\begin{split} &+ V_{CC} = 30V \\ &- V_{CC} = 0V \\ &V_{IN} + = 0V \\ &V_{IN} - = 100mV \\ &(V_{IN} - = -100mV) \\ &+ V_{CC} = 30V \\ &- V_{CC} = 0V \\ &V_{IN} + = 100mV \\ &V_{IN} - = 0V \\ &(V_{IN} + = -100mV) \end{split}$ | - | 25 | nA |
| 53 to 56 | Input Offset Current 2 | I _{IO2} | 4001 | 4(c) | E ₆ + | $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN} - = 100mV$ $V_{IN} + = 0V$ $(V_{IN} - = -100mV)$ $+V_{CC} = 2.0V$ $-V_{CC} = -28V$ $V_{IN} + = 100mV$ $V_{IN} - = 0V$ $(V_{IN} + = -100mV)$ | - | 25 | nA |



PAGE 25 ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | TEST FIG. | MEAS. VALUE | TEST CONDITIONS (NOTES 1 AND 2) | | IITS (E 5) | UNIT |
|----------------|---------------------------|-------------------|---------------------------|--------------|------------------|--|-----|---------------|------|
| | | | 883 | riG. | VALUE | (NOTES TAND 2) | MIN | MAX | |
| 57 to 60 | Input Offset Current 3 | I _{IO3} | 4001 | 4(c) | E ₇ + | $\begin{split} &+ V_{CC} = 5.0V \\ &- V_{CC} = 0V \\ &V_{IN+} = 0V \\ &V_{IN-} = 100mV \\ &(V_{IN-} = -100mV) \\ &+ V_{CC} = 5.0V \\ &- V_{CC} = 0V \\ &V_{IN+} = 100mV \\ &V_{IN-} = 0V \\ &(V_{IN+} = -100mV) \end{split}$ | - | 25 | nA |
| 61 to 64 | Input Offset Current 4 | I _{IO4} | 4001 | 4(c) | | $\begin{split} &+ V_{CC} = 2.0V \\ &- V_{CC} = -3.0V \\ &V_{IN} + = 0V \\ &V_{IN} - = 100mV \\ &(V_{IN} - = -100mV) \\ &+ V_{CC} = 2.0V \\ &- V_{CC} = -3.0V \\ &V_{IN} + = 100mV \\ &V_{IN} - = 0V \\ &(V_{IN} + = -100mV) \end{split}$ | 1 | 25 | nA |
| 65 to 68 | Output Leakage Current | l _{OL} | 4001 | 4(d) | E ₉ | $+V_{CC} = 0V$ $-V_{CC} = -30V$ $V_{IN+} = -29V$ $V_{IN-} = -30V$ $V_{O} = 0V$ | - | 1.0 | μА |
| 69 to 72 | Input Leakage Current | + կլ | - | 4(e) | E ₁₀ | $+V_{CC} = 2.0V$ $-V_{CC} = -34V$ $V_{IN+} = 0V$ $V_{IN-} = -34V$ | - | 1.0 | μА |
| 73 to 76 | Input Leakage Current | - I _{IL} | - | 4(e) | E ₁₁ | $+V_{CC} = 2.0V$ $-V_{CC} = -34V$ $V_{IN+} = -34V$ $V_{IN-} = 0V$ | - | 1.0 | μА |
| 77 | Supply Current 1 | lcc1 | - | 4(f) | E ₁₂ | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN} = 0V$ $V_{D} = -1.5V$ | - | 2.0 | mA |
| 78 | Supply Current 2 | Icc2 | - | 4(f) | E ₁₃ | $+ V_{CC} = 30V$ $- V_{CC} = 0V$ $V_{IN} = 0V$ $V_{D} = -1.5V$ | - | 3.0 | mA |



PAGE 26 ISSUE 2

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE (CONT'D)

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | TEST FIG. | MEAS. VALUE | TEST CONDITIONS (NOTES 1 AND 2) | i e | ITS [E 5) | UNIT |
|----------------|----------------------------------|------------------|---------------------------|--------------|-----------------|--|-----|--------------|------|
| | | : | 883 | ria. | VALUE | (NOTES AND 2) | MIN | MAX | |
| 79 to 82 | Saturation Voltage 1 | V _{OL1} | - | 4(g) | E ₁₄ | $+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 1.0V$ $I(V_O) = 4.0mA$ | - | 700 | mV |
| 83 to 86 | Saturation Voltage 2 | V _{OL2} | - | 4(g) | E ₁₅ | $+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 1.0V$ $I(V_O) = 8.0mA$ | - | 2.0 | V |
| 87 to 90 | Voltage Gain | A _{VS} | 4004 | 4(h) | E ₁₆ | $+V_{CC} = 15V \\ -V_{CC} = 0V \\ V_{L} = 15V \\ V_{T} = 1.0V \\ +V_{CC} = 15V \\ -V_{CC} = 0V \\ V_{L} = 15V \\ V_{T} = 11V$ | 15 | - | V/mV |
| 91 to 94 | Common Mode Rejection Ratio 1 | C _{MR1} | 4003 | 4(i) | E ₃ | $\begin{split} &+ V_{CC} = 5.0V \\ &- V_{CC} = 0V \\ &V_{IN+} = 0V \\ &V_{L} = 5.0V \\ &V_{T} = 1.4V \\ &+ V_{CC} = 2.0V \\ &- V_{CC} = -3.0V \\ &V_{IN+} = 0V \\ &V_{L} = 2.0V \\ &V_{T} = -1.6V \end{split}$ | 70 | • | dΒ |
| 95 to 98 | Common Mode Rejection Ratio 2 | C _{MR2} | 4003 | 4(i) | E ₁ | $\begin{split} + &V_{CC} = 30V \\ &- &V_{CC} = 0V \\ &V_{IN+} = 0V \\ &V_{L} = 30V \\ &V_{T} = 15V \\ &Note \ 3 \\ &+ &V_{CC} = 2.0V \\ &- &V_{CC} = -28V \\ &V_{IN+} = 0V \\ &V_{L} = 2.0V \\ &V_{T} = -13V \\ &Note \ 3 \end{split}$ | 76 | - | dΒ |



PAGE 27

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD | TEST FIG. | MEAS. VALUE | TEST CONDITIONS (NOTES 1 AND 2) | LIM (NOT | | UNIT |
|----------------|---------------------------|-------------------|---------------------------|--------------|------------------|---|-------------|--------------|------|
| | | | 883 | 110. | VALUE | (NOTES I AND 2) | MIN | MAX | |
| 1 to 4 | Input Offset Voltage 1 | V _{IO1} | 4001 | 4(a) | E ₁ | $+V_{CC} = 30V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{L} = 30V$ $V_{T} = 15V$ | - | 7.0 (4.0) | mV |
| 5 to 8 | Input Offset Voltage 2 | V _{IO2} | 4001 | 4(a) | E ₂ | $+ V_{CC} = 2.0V$ $- V_{CC} = -28V$ $V_{IN+} = 0V$ $V_{L} = 2.0V$ $V_{T} = -13V$ | • | 7.0 (4.0) | mV |
| 9 to 12 | Input Offset Voltage 3 | V _{IO3} | 4001 | 4(a) | Е3 | $+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{L} = 5.0V$ $V_{T} = 1.4V$ | - | 7.0 (4.0) | mV |
| 13 to 16 | Input Offset Voltage 4 | V _{IO4} | 4001 | 4(a) | E ₄ | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 0V$ $V_{L} = 2.0V$ $V_{T} = -1.6V$ | - | 7.0 (4.0) | mV |
| 17 to 20 | Input Bias Current +1 | l _{B1 +} | 4001 | 4(b) | E ₅ + | $+V_{CC} = 30V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 100mV$ $(V_{IN-} = -100mV)$ | - | 200 | nΑ |
| 21 to 24 | Input Bias Current +2 | l _{B2+} | 4001 | 4(b) | E ₆ + | $+ V_{CC} = 2.0V$ $- V_{CC} = -28V$ $V_{IN+} = 0V$ $V_{IN-} = 100mA$ $(V_{IN-} = -100mV)$ | - | 200 | nA |
| 25 to 28 | Input Bias Current +3 | l _{B3} + | 4001 | 4(b) | E ₇ + | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 100mV$ $(V_{IN-} = -100mV)$ | - | 200 | nA |
| 29 to 32 | Input Bias Current +4 | l _{B4} + | 4001 | 4(b) | E ₈ + | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 0V$ $V_{IN-} = 100mV$ $(V_{IN-} = -100mV)$ | - | 200 | nA |



PAGE 28

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | TEST CONDITIONS | | IITS (E 5) | UNIT |
|----------------|---------------------------|-------------------|----------------|------|------------------|--|-----|---------------|------|
| | | | MIL-STD 883 | FIG. | VALUE | (NOTES 1 AND 2) | MIN | MAX | |
| 33 to 36 | Input Bias Current - 1 | l _{B1} – | 4001 | 4(b) | E ₅ – | $+ V_{CC} = 30V$ $- V_{CC} = 0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | • | 200 | nA |
| 37 to 40 | Input Bias Current -2 | l _{B2} – | 4001 | 4(b) | E ₆ – | $+ V_{CC} = 2.0V$ $- V_{CC} = -28V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | • | 200 | nA |
| 41 to 44 | Input Bias Current -3 | l _{B3} - | 4001 | 4(b) | E ₇ – | $+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | 1 | 200 | nA |
| 45 to 48 | Input Bias Current -4 | I _{B4} – | 4001 | 4(b) | E ₈ - | $+V_{CC} = 2.0V$ $-V_{CC} = -3.0V$ $V_{IN+} = 100mV$ $V_{IN-} = 0V$ $(V_{IN+} = -100mV)$ | • | 200 | nA |
| 49 to 52 | Input Offset Current 1 | l _{IO1} | 4001 | 4(c) | E ₅ + | $\begin{split} &+ V_{CC} = 30V \\ &- V_{CC} = 0V \\ &V_{IN+} = 0V \\ &V_{IN-} = 100mV \\ &(V_{IN-} = -100mV) \\ &+ V_{CC} = 30V \\ &- V_{CC} = 0V \\ &V_{IN+} = 100mV \\ &V_{IN-} = 0V \\ &(V_{IN+} = -100mV) \end{split}$ | | 75 | nA |
| 53 to 56 | Input Offset Current 2 | I _{IO2} | 4001 | 4(c) | | $\begin{split} + & V_{CC} = 2.0V \\ - & V_{CC} = -28V \\ V_{IN} - = 100mV \\ V_{IN} + = 0V \\ (V_{IN} - = -100mV) \\ + & V_{CC} = 2.0V \\ - & V_{CC} = -28V \\ V_{IN} + = 100mV \\ V_{IN} - = 0V \\ (V_{IN} + = -100mV) \end{split}$ | - | 75 | nA |



PAGE 29

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)

| No. | CHARACTERISTICS | SYMBOL | TEST METHOD | TEST | | TEST CONDITIONS | | IITS (E 5) | UNIT |
|----------------|---------------------------|------------------|----------------|------|------------------|--|----------|---------------|------|
| | | | MIL-STD 883 | FIG. | VALUE | (NOTES 1 AND 2) | MIN | MAX | |
| 57 to 60 | Input Offset Current 3 | I _{IO3} | 4001 | 4(c) | E ₇ + | $\begin{split} + & V_{CC} = 5.0V \\ - & V_{CC} = 0V \\ V_{IN+} = 0V \\ V_{IN-} = 100mV \\ (V_{IN-} = -100mV) \\ + & V_{CC} = 5.0V \\ - & V_{CC} = 0V \\ V_{IN+} = 100mV \\ V_{IN-} = 0V \\ (V_{IN+} = -100mV) \end{split}$ | - | 75 | nA |
| 61 to 64 | Input Offset Current 4 | I _{IO4} | 4001 | 4(c) | | $\begin{split} &+ V_{CC} = 2.0V \\ &- V_{CC} = -3.0V \\ &V_{IN+} = 0V \\ &V_{IN-} = 100mV \\ &(V_{IN-} = -100mV) \\ &+ V_{CC} = 2.0V \\ &- V_{CC} = -3.0V \\ &V_{IN+} = 100mV \\ &V_{IN-} = 0V \\ &(V_{IN+} = -100mV) \end{split}$ | - | 75 | nA |
| 65 to 68 | Output Leakage Current | l _{OL} | 4001 | 4(d) | E ₉ | $+V_{CC} = 0V$ $-V_{CC} = -30V$ $V_{IN} + = -29V$ $V_{IN} = -30V$ $V_{O} = 0V$ | <u>-</u> | 1.0 | μА |
| 77 | Supply Current 1 | l _{CC1} | - | 4(f) | E ₁₂ | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN} = 0V$ $V_{D} = -1.5V$ | - | 3.0 | mA |
| 78 | Supply Current 2 | I _{CC2} | - | 4(f) | E ₁₃ | $+ V_{CC} = 30V$ $- V_{CC} = 0V$ $V_{IN} = 0V$ $V_{D} = -1.5V$ | <u>-</u> | 4.0 | mA |
| 79 to 82 | Saturation Voltage 1 | V _{OL1} | <u>-</u> | 4(g) | E ₁₄ | $+ V_{CC} = 5.0V$ $- V_{CC} = 0V$ $V_{IN +} = 0V$ $V_{IN -} = 1.0V$ $I(V_O) = 4.0mA$ | - | 100 | mV |
| 83 to 86 | Saturation Voltage 2 | V _{OL2} | - | 4(g) | E ₁₅ | $+V_{CC} = 5.0V$ $-V_{CC} = 0V$ $V_{IN+} = 0V$ $V_{IN-} = 1.0V$ $I(V_O) = 8.0mA$ | - | 2.0 | V |

PAGE 30

ISSUE 2

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE (CONT'D)


| No. | CHARACTERISTICS | SYMBOL | TEST METHOD MIL-STD 883 | TEST FIG. | MEAS. VALUE | TEST CONDITIONS (NOTES 1 AND 2) | LIMITS (NOTE 5) | | UNIT |
|----------------|----------------------------------|------------------|----------------------------------|--------------|-----------------|---|--------------------|-----|------|
| | | | | | | | MIN | MAX | |
| 87 to 90 | Voltage Gain | Avs | 4004 | 4(h) | E ₁₆ | $+ V_{CC} = 15V$ $- V_{CC} = 0V$ $V_{L} = 15V$ $V_{T} = 1.0V$ $+ V_{CC} = 15V$ $- V_{CC} = 0V$ $V_{L} = 15V$ $V_{T} = 11V$ | 15 | - | V/mV |
| 91 to 94 | Common Mode Rejection Ratio 1 | C _{MR1} | 4003 | 4(i) | E ₃ | $\begin{split} &+ V_{CC} = 5.0V \\ &- V_{CC} = 0V \\ &V_{IN+} = 0V \\ &V_{L} = 5.0V \\ &V_{T} = 1.4V \\ &+ V_{CC} = 2.0V \\ &- V_{CC} = -3.0V \\ &V_{IN+} = 0V \\ &V_{L} = 2.0V \\ &V_{T} = -1.6V \end{split}$ | 70 | - | dΒ |
| 95 to 98 | Common Mode Rejection Ratio 2 | C _{MR2} | 4003 | 4(i) | E ₁ | $\begin{split} + & V_{CC} = 30V \\ - & V_{CC} = 0V \\ V_{IN+} = 0V \\ V_{L} = 30V \\ V_{T} = 15V \\ Note & 3 \\ + & V_{CC} = 2.0V \\ - & V_{CC} = -28V \\ V_{IN+} = 0V \\ V_{L} = 2.0V \\ V_{T} = -13V \\ Note & 3 \end{split}$ | 76 | - | dΒ |

PAGE 31

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - INPUT OFFSET VOLTAGE



NOTES

- 1. This test circuit must be multiplied by 4.
- 2. Equation:-

$$V_{IOn} = \frac{En}{100}$$
 (mV)


3. Comparators not under test shall have their inputs connected to ground via 1.0k Ω resistors.

PAGE 32

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - INPUT BIAS CURRENT



NOTES

- 1. This test circuit must be multiplied by 4.
- 2. Equation:-

$$\begin{split} I_{Bn} &\pm = I_{\propto n} + I_{\beta n}. \text{ See Note 4} \\ &\text{where } I_{\propto n} + E_{n(+)} - \frac{(100 + V_{IOn})}{200} \text{ , see Note 3} \\ &\text{and where } I_{\beta n} + E_{n(-)} - \frac{(100 + V_{IOn})}{200} \\ &E_n \pm = I_{Bn} = - \frac{I_{Bn+} + I_{Bn-}}{2} \text{ (nA)} \end{split}$$


- 3. V_{IOn} is one of measured values E_1 to E_4 .
- 4. Perform this calculation for I_{Bn+} and I_{Bn-} . The circuit shown is for I_{Bn-} measurement. To re-configure for I_{Bn+} measurement transfer the ammeter to the V_{IN+} terminal.
- 5. Comparators not under test shall have their inputs connected to ground via $1.0k\Omega$ resistors.

PAGE 33

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - INPUT OFFSET CURRENT



NOTES

- 1. This test circuit must be multiplied by 4.
- 2. Equation:-

$$E_n = I_{|On} = I_{Bn+} - I_{Bn-}$$

where I_{Bn+} is one of calculated values E_5 to E_8 .


3. Comparators not under test shall have their inputs connected to ground via 1.0k Ω resistors.

PAGE 34

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(d) - OUTPUT LEAKAGE CURRENT



NOTES

- 1. This test circuit must be multiplied by 4.
- 2. Comparators not under test shall have their inputs connected to ground via $10k\Omega$ resistors.

FIGURE 4(e) - INPUT LEAKAGE CURRENT



NOTES


- 1. This test circuit must be multiplied by 4.
- 2. The circuit shown is for $-I_{IL}$ measurement. To re-configure for $+I_{IL}$ measurement transfer the ammeter to the V_{IN+} terminal.
- 3. Comparators not under test shall have their inputs connected to ground via 1.0k Ω resistors.

PAGE 35

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)


FIGURE 4(f) - SUPPLY CURRENT



NOTES

- 1. This test circuit must be multiplied by 4.
- 2. E_{12} and E_{13} to be recorded for appropriate values of $V_{IN\,+}$.
- 3. Comparators not under test shall have their inputs connected to ground via 1.0k Ω resistors.

FIGURE 4(g) - SATURATION VOLTAGE



NOTES


- 1. This test circuit must be multiplied by 4.
- 2. E₁₄ and E₁₅ to be recorded for appropriate values of I_O.
- 3. Comparators not under test shall have their inputs connected to ground via 1.0k Ω resistors.

PAGE 36

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(h) - VOLTAGE GAIN



NOTES

- 1. This test circuit must be multiplied by 4.
- 2. E_{16} and E_{17} to be recorded for appropriate values of V_T .
- 3. Equation:-

$$A_{VS} = \frac{1000}{E_{17} - E_{16}}$$
 (V/mV)


4. Comparators not under test shall have their inputs connected to ground via 1.0k Ω resistors.

PAGE 37

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - COMMON MODE REJECTION RATIO



NOTES

- 1. This test circuit must be multiplied by 4.
- 2. Equation:-

$$C_{MR1} = 20 \text{ Log } \left(\frac{3}{\Delta V_{IO3/4}}\right) \text{ dB}$$

$$C_{MR2} = 20 \text{ Log } \left(\frac{28}{\Delta V_{IO1/2}}\right) \text{ dB}$$


- 3. V_{1On} is one of the measured values E_1 to E_4 .
- 4. Comparators not under test shall have their inputs connected to ground via $1.0k\Omega$ resistors.

PAGE 38

ISSUE 2

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(i) - TEST CIRCUIT AND WAVEFORMS FOR RESPONSE TIME MEASUREMENT



NOTES

- 1. Adjust the signal generator so that V_{IN} is a 100mV pulse train with a 10 μ s pulse width at 50kHz, t_r and $t_f \le 10$ ns and $Z_O = 50\Omega$.
- 2. Set-up Procedure:
 - (a) With $V_{IN} = 0$, adjust V_{REF} from -5.0mV to +5.0mV in 0.1mV steps and stop when output switches from high to low.
 - (b) Change V_{REF} from the value obtained in (a) above by the required V_{OD} (overdrive).
 - (c) Apply V_{IN} and measure the response time.
- 3. All resistor tolerances are $\pm 1\%$ and all capacitor tolerances are $\pm 10\%$.
- 4. The output capacitance includes scope, probe and jig capacitance.
- 5. Record t_{rLH} as E_{18} and E_{19} with corresponding values of V_{OD} . Record t_{rHL} as E_{20} and E_{21} with corresponding values of V_{OD} .
- 6. Comparators not under test shall have their inputs connected to ground via 1.0k Ω resistors.



PAGE 39

ISSUE 2

TABLE 4 - PARAMETER DRIFT VALUES

| No. | CHARACTERISTICS | SYMBOL | SPEC. AND/OR TEST METHOD | TEST CONDITIONS | CHANGE LIMITS (Δ) | UNIT |
|----------------|----------------------------------|-------------------|-----------------------------|-----------------|-------------------------|------|
| 9 to 12 | Input Offset Voltage 3 Change | V _{IO3} | As per Table 2 | As per Table 2 | ± 1.0 | mV |
| 25 to 28 | Input Bias Current +3 Change | l _{B3 +} | As per Table 2 | As per Table 2 | ±10 | nA |
| 41 to 44 | Input Bias Current -3 Change | I _{B3 –} | As per Table 2 | As per Table 2 | ±10 | nA |
| 57 to 60 | Input Offset Current 3 Change | l ₁₀₃ | As per Table 2 | As per Table 2 | ± 25 | nA |

TABLE 5(a) - CONDITIONS FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

TABLE 5(b) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TESTS

| No. | CHARACTERISTICS | SYMBOL | CONDITION | UNIT |
|-----|---------------------|------------------|-----------|------|
| 1 | Ambient Temperature | T _{amb} | + 125 ± 5 | °C |
| 2 | Supply Voltage | V _{CC} | ± 15 | V |


PAGE 40

ISSUE 2

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR HIGH TEMPERATURE REVERSE BIAS BURN-IN

Not applicable.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TESTS





PAGE 41

ISSUE 2

4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 19000)</u>

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at T_{amb} = +22 ±3 °C.

4.8.4 Conditions for Operating Life Tests (Part of Endurance Testing)

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(b) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(b) of this specification.

4.8.6 Conditions for High Temperature Storage Test (Part of Endurance Testing)

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



PAGE 42 ISSUE 2

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

| No. | CHARACTERISTICS | SYMBOL | SPEC. AND/OR TEST METHOD | TEST CONDITIONS | LIMITS (NOTE 1) | | UNIT |
|----------------|--------------------------|-------------------|-----------------------------|--------------------|--------------------|--------------|------|
| | | | TEST METHOD | CONDITIONS | MIN. | MAX. | |
| 1 to 4 | Input Offset Voltage 1 | V _{IO1} | As per Table 2 | As per Table 2 | - | 5.0 (2.0) | mV |
| 17 to 20 | Input Bias Current +1 | l _{B1 +} | As per Table 2 | As per Table 2 | - | 100 | nA |
| 33 to 36 | Input Bias Current -1 | l _{B1 -} | As per Table 2 | As per Table 2 | - | 100 | nA |
| 49 to 52 | Input Offset Current 1 | l ₁₀₁ | As per Table 2 | As per Table 2 | - | 25 | nA |
| 77 | Supply Current 1 | l _{CC1} | As per Table 2 | As per Table 2 | - | 2.0 | mA |
| 78 | Supply Current 2 | l _{CC2} | As per Table 2 | As per Table 2 | - | 3.0 | mA |
| 87 to 90 | Voltage Gain | A _{VS} | As per Table 2 | As per Table 2 | 50 | - | V/mV |

NOTES

1. Limits without parenthesis are for all Variants. However, if parenthesised Limits are contained in a Limits Box, the Limits without parenthesis are for Variants 01, 02, 05, 07 and 09 and the Limits with parenthesis are for Variants 03, 04, 06, 08 and 10.